{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T02:05:51Z","timestamp":1648778751311},"reference-count":16,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1994,1,1]],"date-time":"1994-01-01T00:00:00Z","timestamp":757382400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1994,1]]},"DOI":"10.1016\/0165-6074(94)90002-7","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"1-21","source":"Crossref","is-referenced-by-count":2,"title":["An investigation of binary CLA and ripple CMOS adder designs"],"prefix":"10.1016","volume":"40","author":[{"given":"Chuan-Jen","family":"Chang","sequence":"first","affiliation":[]},{"given":"Stamatis","family":"Vassiliadis","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9G.","family":"Delgado-Frias","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(94)90002-7_BIB1","series-title":"Computer Arithmetic","author":"Hwang","year":"1979"},{"key":"10.1016\/0165-6074(94)90002-7_BIB2","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1080\/00207218908921071","article-title":"Recursive equation for hardwired binary adder","volume":"67","author":"Vassiliadis","year":"1989","journal-title":"Internat. J. Electronics"},{"key":"10.1016\/0165-6074(94)90002-7_BIB3","first-page":"13","article-title":"High-speed addition in CMOS","author":"Quach","year":"1990"},{"key":"10.1016\/0165-6074(94)90002-7_BIB4","first-page":"221","article-title":"Approaching a nanosecond: a 32 bit adder","author":"Bewick","year":"1988"},{"key":"10.1016\/0165-6074(94)90002-7_BIB5","first-page":"1842","article-title":"Fast implementation of a group carry look-ahead in a CMOS adder","volume":"29","author":"Curran","year":"1986","journal-title":"IBM Technical Disclosure Bull."},{"key":"10.1016\/0165-6074(94)90002-7_BIB6","first-page":"5214","article-title":"Fast 32-bit arithmetic logic unit in CMOS technology","volume":"28","author":"Leininger","year":"1986","journal-title":"IBM Technical Disclosure Bull."},{"key":"10.1016\/0165-6074(94)90002-7_BIB7","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1147\/rd.252.0156","article-title":"High-speed binary adder","volume":"25","author":"Ling","year":"1981","journal-title":"IBM J. Res. Develop."},{"key":"10.1016\/0165-6074(94)90002-7_BIB8","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1080\/00207218808945212","article-title":"Parallel binary byte adder\/subtractor","volume":"65","author":"Putrino","year":"1988","journal-title":"Internat. J. Electronics"},{"key":"10.1016\/0165-6074(94)90002-7_BIB9","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1109\/TEC.1960.5219822","article-title":"Conditional-sum addition logic","volume":"9","author":"Sklansky","year":"1960","journal-title":"IEEE Trans. Electronic Comput."},{"key":"10.1016\/0165-6074(94)90002-7_BIB10","first-page":"208","article-title":"Six stage 64 bit adder","volume":"30","author":"Vassiliadis","year":"1987","journal-title":"IBM Technical Disclosure Bull."},{"key":"10.1016\/0165-6074(94)90002-7_BIB11","doi-asserted-by":"crossref","first-page":"617","DOI":"10.1080\/00207218808962832","article-title":"A comparison between adders with new defined carries and traditional schemes for addition","volume":"64","author":"Vassiliadis","year":"1988","journal-title":"Internat. J. Electronics"},{"key":"10.1016\/0165-6074(94)90002-7_BIB12","first-page":"426","article-title":"Adders with removed dependencies","volume":"30","author":"Vassiliadis","year":"1988","journal-title":"IBM Technical Disclosure Bull."},{"key":"10.1016\/0165-6074(94)90002-7_BIB13","first-page":"4393","article-title":"High speed binary adder","volume":"24","author":"Weinberger","year":"1982","journal-title":"IBM Technical Disclosure Bull."},{"key":"10.1016\/0165-6074(94)90002-7_BIB14","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1147\/rd.341.0059","article-title":"Design of the IBM RISC System\/6000 Floating Point Unit","volume":"34","author":"Montoye","year":"1990","journal-title":"IBM J. Res. Develop."},{"key":"10.1016\/0165-6074(94)90002-7_BIB15","series-title":"Principles of CMOS VLSI Design","author":"Weste","year":"1988"},{"key":"10.1016\/0165-6074(94)90002-7_BIB16","article-title":"Design and analysis of binary adders","author":"Chang","year":"1991"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607494900027?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607494900027?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:26:49Z","timestamp":1551090409000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607494900027"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,1]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1994,1]]}},"alternative-id":["0165607494900027"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(94)90002-7","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1994,1]]}}}