{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T17:10:01Z","timestamp":1648919401661},"reference-count":20,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1994,1,1]],"date-time":"1994-01-01T00:00:00Z","timestamp":757382400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1994,1]]},"DOI":"10.1016\/0165-6074(94)90004-3","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:14:48Z","timestamp":1062609288000},"page":"33-42","source":"Crossref","is-referenced-by-count":0,"title":["Models of asynchronous packet-switched multiple and partial multiple bus systems"],"prefix":"10.1016","volume":"40","author":[{"given":"Syed Masud","family":"Mahmud","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"7","key":"10.1016\/0165-6074(94)90004-3_BIB1","doi-asserted-by":"crossref","first-page":"834","DOI":"10.1109\/12.83621","article-title":"Performance analysis of multiple bus interconnection networks with hierarchical requesting model","volume":"40","author":"Chen","year":"1991","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"10.1016\/0165-6074(94)90004-3_BIB2","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1109\/12.76414","article-title":"Analysis of packet-switched multiple-bus multiprocessor systems","volume":"40","author":"Yang","year":"1991","journal-title":"IEEE Trans. Comput."},{"issue":"7","key":"10.1016\/0165-6074(94)90004-3_BIB3","doi-asserted-by":"crossref","first-page":"975","DOI":"10.1109\/12.55702","article-title":"Markovian queueing network models for performance analysis of a single-bus multiprocessor system","volume":"C-39","author":"Onyuksel","year":"1990","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"10.1016\/0165-6074(94)90004-3_BIB4","doi-asserted-by":"crossref","first-page":"464","DOI":"10.1109\/12.21134","article-title":"Modeling and performance analysis of single-bus tightly-coupled multiprocessors","volume":"C-38","author":"Bodnar","year":"1989","journal-title":"IEEE Trans. Comput."},{"issue":"7","key":"10.1016\/0165-6074(94)90004-3_BIB5","doi-asserted-by":"crossref","first-page":"848","DOI":"10.1109\/12.2230","article-title":"Communication performance in multiple-bus systems","volume":"C-37","author":"Yang","year":"1988","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"10.1016\/0165-6074(94)90004-3_BIB6","doi-asserted-by":"crossref","first-page":"532","DOI":"10.1109\/12.4604","article-title":"Product-form solution techniques for the performance analysis of multiple-bus multiprocessor systems with nonuniform memory references","volume":"C-37","author":"Chiola","year":"1988","journal-title":"IEEE Trans. Comput."},{"issue":"6","key":"10.1016\/0165-6074(94)90004-3_BIB7","doi-asserted-by":"crossref","first-page":"761","DOI":"10.1109\/TC.1987.1676968","article-title":"Effective memory bandwidth and processor blocking probability in multiple-bus systems","volume":"C-36","author":"Liu","year":"1987","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"10.1016\/0165-6074(94)90004-3_BIB8","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1109\/TC.1987.5009450","article-title":"Exact performance estimates for multiprocessor memory and bus interference","volume":"C-36","author":"Holliday","year":"1987","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"10.1016\/0165-6074(94)90004-3_BIB9","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/TC.1986.1676746","article-title":"Approximate models of multiple bus multiprocessor systems","volume":"C-35","author":"Towsley","year":"1986","journal-title":"IEEE Trans. Comput."},{"issue":"7","key":"10.1016\/0165-6074(94)90004-3_BIB10","doi-asserted-by":"crossref","first-page":"918","DOI":"10.1109\/TC.1985.6312195","article-title":"Bandwidth availability of multiple-bus multiprocessors","volume":"C-34","author":"Das","year":"1985","journal-title":"IEEE Trans. Comput."},{"issue":"10","key":"10.1016\/0165-6074(94)90004-3_BIB11","doi-asserted-by":"crossref","first-page":"934","DOI":"10.1109\/TC.1985.6312197","article-title":"A semi-Markov model for the performance of multiple-bus systems","volume":"C-34","author":"Mudge","year":"1985","journal-title":"IEEE Trans. Comput."},{"issue":"11","key":"10.1016\/0165-6074(94)90004-3_BIB12","doi-asserted-by":"crossref","first-page":"1004","DOI":"10.1109\/TC.1984.1676374","article-title":"A closed-form solution for the performance analysis of multiple-bus multiprocessor systems","volume":"C-33","author":"Irani","year":"1984","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(94)90004-3_BIB13","series-title":"Proc. 1984 Internat. Conf. on Parallel Processing","first-page":"228","article-title":"Analysis of multiple bus interconnection networks","author":"Mudge","year":"1984"},{"key":"10.1016\/0165-6074(94)90004-3_BIB14","series-title":"Proc. 1984 Internat. Conf. on Parallel Processing","first-page":"225","article-title":"A combinatorial analysis of multibus multiprocessors","author":"Bhuyan","year":"1984"},{"issue":"8","key":"10.1016\/0165-6074(94)90004-3_BIB15","doi-asserted-by":"crossref","first-page":"707","DOI":"10.1109\/TC.1983.1676308","article-title":"Reduction of connections for multibus organization","volume":"C-32","author":"Lang","year":"1983","journal-title":"IEEE Trans. Comput."},{"issue":"12","key":"10.1016\/0165-6074(94)90004-3_BIB16","doi-asserted-by":"crossref","first-page":"1227","DOI":"10.1109\/TC.1982.1675947","article-title":"Bandwidth of crossbar and multiple_bus connections for multiprocessors","volume":"C-31","author":"Lang","year":"1982","journal-title":"IEEE Trans. Comput."},{"issue":"12","key":"10.1016\/0165-6074(94)90004-3_BIB17","doi-asserted-by":"crossref","first-page":"1179","DOI":"10.1109\/TC.1982.1675942","article-title":"Comparative performance analysis of single bus multiprocessor architecture","volume":"C-31","author":"Marsan","year":"1982","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"10.1016\/0165-6074(94)90004-3_BIB18","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1109\/TC.1982.1675980","article-title":"Markov models for multiple bus multiprocessor systems","volume":"C-31","author":"Marsan","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(94)90004-3_BIB19","series-title":"Quantitative System Performance \u2014 Computer System Analysis Using Queueing Network Models","author":"Lazawska","year":"1984"},{"key":"10.1016\/0165-6074(94)90004-3_BIB20","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/2.121510","article-title":"The Stanford Dash multiprocessor","author":"Lenoski","year":"1992","journal-title":"IEEE Comput. Mag."}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607494900043?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607494900043?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T10:26:48Z","timestamp":1551090408000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607494900043"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,1]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1994,1]]}},"alternative-id":["0165607494900043"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(94)90004-3","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1994,1]]}}}