{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T00:12:46Z","timestamp":1648512766290},"reference-count":6,"publisher":"Elsevier BV","issue":"10-12","license":[{"start":{"date-parts":[[1994,12,1]],"date-time":"1994-12-01T00:00:00Z","timestamp":786240000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1994,12]]},"DOI":"10.1016\/0165-6074(94)90050-7","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"829-832","source":"Crossref","is-referenced-by-count":0,"title":["A bit-serial VLSI architecture for the 2-D discrete cosine transform"],"prefix":"10.1016","volume":"40","author":[{"given":"Anna","family":"Tatsaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Costas","family":"Goutis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(94)90050-7_BIB1","first-page":"396","article-title":"An Efficient Algorithm for Computing Two-Dimensional Discrete Cosine Transforms","author":"Ta","year":"1991","journal-title":"IEEE ICASSP'91"},{"key":"10.1016\/0165-6074(94)90050-7_BIB2","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/T-C.1974.223784","article-title":"Discrete Cosine Transform","volume":"vol. 23","author":"Ahmed","year":"1974","journal-title":"IEEE Transactions on Communications"},{"key":"10.1016\/0165-6074(94)90050-7_BIB3","doi-asserted-by":"crossref","first-page":"992","DOI":"10.1109\/TCS.1987.1086215","article-title":"A Concurrent Architecture for VLSI Implementation of the Discrete Cosine Transform","volume":"vol. 8","author":"Sun","year":"1987","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"10.1016\/0165-6074(94)90050-7_BIB4","doi-asserted-by":"crossref","first-page":"610","DOI":"10.1109\/31.92893","article-title":"VLSI Implementation of a 16 \u00d7 16 Discrete Cosine Transform","volume":"Vol. 4","author":"Sun","year":"1989","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"10.1016\/0165-6074(94)90050-7_BIB5","doi-asserted-by":"crossref","first-page":"492","DOI":"10.1109\/4.126536","article-title":"A 100 MHz 2-D Discrete Cosine Transform Core Processor","volume":"Vol. 4","author":"Uramoto","year":"1992","journal-title":"IEEE Transactions on Solid-State Circuits"},{"key":"10.1016\/0165-6074(94)90050-7_BIB6","first-page":"1328","article-title":"On a Bit-Serial Input and Bit-Serial Output Multiplier","volume":"Vol. 9","author":"Gnanasekaran","year":"1983","journal-title":"IEEE Transactions on Computers"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607494900507?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607494900507?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:54:26Z","timestamp":1552614866000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607494900507"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,12]]},"references-count":6,"journal-issue":{"issue":"10-12","published-print":{"date-parts":[[1994,12]]}},"alternative-id":["0165607494900507"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(94)90050-7","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1994,12]]}}}