{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T22:20:37Z","timestamp":1648938037958},"reference-count":13,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[1994,10,1]],"date-time":"1994-10-01T00:00:00Z","timestamp":780969600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1994,10]]},"DOI":"10.1016\/0165-6074(94)90102-3","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T00:56:10Z","timestamp":1060304170000},"page":"577-596","source":"Crossref","is-referenced-by-count":1,"title":["Scheduliing expression trees with register variables on delayed-load architectures"],"prefix":"10.1016","volume":"40","author":[{"given":"R.","family":"Venugopal","sequence":"first","affiliation":[]},{"given":"Y.N.","family":"Srikant","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/0165-6074(94)90102-3_BIB1","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1145\/321992.322001","article-title":"Code generation for expressions with common subexpressions","volume":"24","author":"Aho","year":"1977","journal-title":"J. ACM"},{"key":"10.1016\/0165-6074(94)90102-3_BIB2","series-title":"Compilers: Principles, Techniques and Tools","author":"Aho","year":"1986"},{"key":"10.1016\/0165-6074(94)90102-3_BIB3","doi-asserted-by":"crossref","first-page":"1098","DOI":"10.1137\/0218074","article-title":"Scheduling arithmetic and load operations in parallel with no spilling","author":"Bernstein","year":"1989","journal-title":"SIAM J. Comput."},{"key":"10.1016\/0165-6074(94)90102-3_BIB4","series-title":"Computers and Intractability A Guide to the Theory of NP-Completeness","author":"Garey","year":"1979"},{"key":"10.1016\/0165-6074(94)90102-3_BIB5","series-title":"Proc. SIG-PLAN'86 Symp. on Compiler Construction","first-page":"11","article-title":"Efficient instruction scheduling for a pipelined architecture","author":"Gibbons","year":"1986"},{"issue":"6","key":"10.1016\/0165-6074(94)90102-3_BIB6","doi-asserted-by":"crossref","first-page":"841","DOI":"10.1287\/opre.9.6.841","article-title":"Parallel sequencing and assembly line problems","volume":"9","author":"Hu","year":"1961","journal-title":"Opera. Res."},{"issue":"3","key":"10.1016\/0165-6074(94)90102-3_BIB7","article-title":"Postpass code optimization of pipeline constraints","volume":"5","author":"Hennessy","year":"1983","journal-title":"ACM Trans. Prog. Languages and Syst."},{"key":"10.1016\/0165-6074(94)90102-3_BIB8","series-title":"Proc. ACM SIGPLAN'91 Conf. on Prof. Languages Design and Implementation","first-page":"256","article-title":"Linear-time optimal code scheduling for delayed-load architectures","author":"Proebsting","year":"1991"},{"key":"10.1016\/0165-6074(94)90102-3_BIB9","series-title":"Proc. ACM Symp. on Principles of Programming Languages","article-title":"Scheduling time-critical instructions on RISC machines","author":"Palem","year":"1990"},{"issue":"3","key":"10.1016\/0165-6074(94)90102-3_BIB10","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1137\/0204020","article-title":"Complete register allocation problems","volume":"4","author":"Sethi","year":"1975","journal-title":"SIAM J. Comput."},{"key":"10.1016\/0165-6074(94)90102-3_BIB11","article-title":"Instruction scheduling for RISC processors","author":"Venugopal","year":"1992"},{"issue":"4","key":"10.1016\/0165-6074(94)90102-3_BIB12","doi-asserted-by":"crossref","first-page":"715","DOI":"10.1145\/321607.321620","article-title":"The generation of optimal code for arithmetic expressions","volume":"17","author":"Sethi","year":"1970","journal-title":"J. ACM"},{"issue":"1","key":"10.1016\/0165-6074(94)90102-3_BIB13","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1147\/rd.341.0085","article-title":"Instruction scheduling for the IBM RISC System\/600 processor","volume":"34","author":"Warren","year":"1990","journal-title":"IBM J. Res. Develop."}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607494901023?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607494901023?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,14]],"date-time":"2019-03-14T21:53:50Z","timestamp":1552600430000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607494901023"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,10]]},"references-count":13,"journal-issue":{"issue":"8","published-print":{"date-parts":[[1994,10]]}},"alternative-id":["0165607494901023"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(94)90102-3","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1994,10]]}}}