{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T09:46:59Z","timestamp":1758707219882},"reference-count":22,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[1994,7,1]],"date-time":"1994-07-01T00:00:00Z","timestamp":773020800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1994,7]]},"DOI":"10.1016\/0165-6074(94)90106-6","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"411-426","source":"Crossref","is-referenced-by-count":10,"title":["A methodology for evaluating the performance of CISC computer systems under single and two-level cache environments"],"prefix":"10.1016","volume":"40","author":[{"given":"M.S.","family":"Obaidat","sequence":"first","affiliation":[]},{"given":"H.","family":"Khalid","sequence":"additional","affiliation":[]},{"given":"K.","family":"Sadiq","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/0165-6074(94)90106-6_BIB1","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1177\/003754979306100308","article-title":"A methodology for evaluating the performance of RISC systems","volume":"61","author":"Obaidat","year":"1993","journal-title":"SCS Simulation J."},{"issue":"1\/2","key":"10.1016\/0165-6074(94)90106-6_BIB2","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1016\/0020-0255(93)90034-J","article-title":"Performance simulation analysis of RISC-based multiprocessors under uniform and non-uniform traffic","volume":"72","author":"Obaidat","year":"1993","journal-title":"Informat. Sci. J."},{"key":"10.1016\/0165-6074(94)90106-6_BIB3","series-title":"Queuing Theory and Applications","first-page":"111","article-title":"Simulation of queuing models in computer systems","author":"Obaidat","year":"1990"},{"issue":"1","key":"10.1016\/0165-6074(94)90106-6_BIB4","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/641602.641604","volume":"12","author":"Patterson","year":"1984","journal-title":"RISC watch, Comput. Architecture News"},{"key":"10.1016\/0165-6074(94)90106-6_BIB5","series-title":"Proc. IEEE 12th Annual Int. Symp. on Computer Architecture","first-page":"55","article-title":"Analyzing multiple register sets","author":"Hitchcock","year":"1985"},{"issue":"1","key":"10.1016\/0165-6074(94)90106-6_BIB6","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/641602.641603","article-title":"Reevaluation of the RISC I","volume":"12","author":"Heath","year":"1984","journal-title":"Comput. Architecture News"},{"issue":"14","key":"10.1016\/0165-6074(94)90106-6_BIB7","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1016\/0045-7906(89)90019-0","article-title":"Performance evaluation of the IMPS multiprocessor system","volume":"15","author":"Obaidat","year":"1989","journal-title":"Comp. & Elec. Eng. J."},{"issue":"1","key":"10.1016\/0165-6074(94)90106-6_BIB8","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1177\/003754979105600105","article-title":"A comparative simulation study of the performance of single-bus and two-bus multiprocessors","volume":"56","author":"Obaidat","year":"1990","journal-title":"SCS Simulation J."},{"key":"10.1016\/0165-6074(94)90106-6_BIB9","series-title":"The Art of Computer Systems Performance Analysis","author":"Jain","year":"1991"},{"key":"10.1016\/0165-6074(94)90106-6_BIB10","series-title":"Proc. 21st Winter Simulation Conf.","article-title":"Simulation and analysis of a pipeline processor","author":"Emma","year":"1989"},{"key":"10.1016\/0165-6074(94)90106-6_BIB11","series-title":"Cache and Memory Hierarchy Design","author":"Przybylski","year":"1990"},{"issue":"12","key":"10.1016\/0165-6074(94)90106-6_BIB12","doi-asserted-by":"crossref","first-page":"1612","DOI":"10.1109\/12.40842","article-title":"Evaluating associativity in CPU Caches","volume":"38","author":"Hill","year":"1989","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(94)90106-6_BIB13","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1147\/sj.92.0078","article-title":"Evaluation techniques for storage hierarchies","volume":"9","author":"Mattson","year":"1970","journal-title":"IBM Systems J."},{"key":"10.1016\/0165-6074(94)90106-6_BIB14","unstructured":"Network II.5 Users manual, Release 6.0, CACI, La Jolla, CA."},{"key":"10.1016\/0165-6074(94)90106-6_BIB15","series-title":"i486 Microprocessor Product Brief book","author":"Intel Corporation","year":"1990"},{"key":"10.1016\/0165-6074(94)90106-6_BIB16","author":"Intel Corporation","year":"1990","journal-title":"i486 Microprocessor Programmer's Reference Manual"},{"key":"10.1016\/0165-6074(94)90106-6_BIB17","series-title":"High-Performance Computer Architecture","author":"Stone","year":"1992"},{"key":"10.1016\/0165-6074(94)90106-6_BIB18","article-title":"Architectural choices for multilevel cache hierarchies","author":"Baer","year":"1987"},{"key":"10.1016\/0165-6074(94)90106-6_BIB19","series-title":"Proc. 16th Annual Symp. on Computer Architecture","first-page":"114","article-title":"Characteristics of performance-optimal multi-level cache hierarchies","author":"Przybylski","year":"1989"},{"key":"10.1016\/0165-6074(94)90106-6_BIB20","series-title":"Proc. 15th Annual Symp. on Computer Architecture","first-page":"81","article-title":"A simulation study of two-level caches","author":"Short","year":"1988"},{"key":"10.1016\/0165-6074(94)90106-6_BIB21","series-title":"Proc. 15th Annual Int. Symp. on Computer Architecture","first-page":"290","article-title":"Performance tradeoffs in cache design","author":"Przybylski","year":"1988"},{"key":"10.1016\/0165-6074(94)90106-6_BIB22","first-page":"221","article-title":"Performance of a RISC machine with two level caches","volume":"139","author":"Happel","year":"1992"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607494901066?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607494901066?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:53:40Z","timestamp":1552614820000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607494901066"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,7]]},"references-count":22,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1994,7]]}},"alternative-id":["0165607494901066"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(94)90106-6","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1994,7]]}}}