{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T06:33:52Z","timestamp":1648881232978},"reference-count":27,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[1994,5,1]],"date-time":"1994-05-01T00:00:00Z","timestamp":767750400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1994,5]]},"DOI":"10.1016\/0165-6074(94)90131-7","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:10Z","timestamp":1060318570000},"page":"225-240","source":"Crossref","is-referenced-by-count":0,"title":["A generic hardware architecture to support the system level synthesis of digital systems"],"prefix":"10.1016","volume":"40","author":[{"given":"M.D.","family":"Edwards","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(94)90131-7_BIB1","series-title":"Proc. 16th Design Automation Conf. IEEE","first-page":"303","article-title":"Bristle blocks: A silicon compiler","author":"Johannsen","year":"1979"},{"issue":"6","key":"10.1016\/0165-6074(94)90131-7_BIB2","doi-asserted-by":"crossref","first-page":"1098","DOI":"10.1109\/TCAD.1987.1270350","article-title":"Design tools for intelligent silicon compilation","author":"Pangrle","year":"1987","journal-title":"IEEE Trans. Computer-Aided Design CAD-6"},{"key":"10.1016\/0165-6074(94)90131-7_BIB3","series-title":"CHIPSMITH: A random logic compiler for gate arrays and standard cell implementations","year":"1985"},{"key":"10.1016\/0165-6074(94)90131-7_BIB4","series-title":"Proc. 25th Design Automation Conf. IEEE","first-page":"330","article-title":"Tutorial on high-level synthesis","author":"McFarland","year":"1988"},{"key":"10.1016\/0165-6074(94)90131-7_BIB5","series-title":"Proc. 25th Design Automation Conf. IEEE","first-page":"477","article-title":"High-level synthesis: Current status and future directions","author":"Borriello","year":"1988"},{"key":"10.1016\/0165-6074(94)90131-7_BIB6","article-title":"CALLAS-Conversion of Algorithms to Library Adaptable Structures","author":"Duzy","year":"1989"},{"key":"10.1016\/0165-6074(94)90131-7_BIB7","series-title":"VLSI Signal Processing: A Bit-Serial Approach","author":"Denyer","year":"1985"},{"key":"10.1016\/0165-6074(94)90131-7_BIB8","series-title":"Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation","article-title":"Cathedral II: A synthesis and module generation system for multiprocessor systems on a chip","author":"De Man","year":"1987"},{"key":"10.1016\/0165-6074(94)90131-7_BIB9","series-title":"Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation","article-title":"The Syco silicon compiler and its environment","author":"Jerraya","year":"1987"},{"key":"10.1016\/0165-6074(94)90131-7_BIB10","series-title":"Proc. 22nd Design Automation Conf. IEEE","first-page":"232","article-title":"The SILC silicon compiler: Language and features","author":"Blackman","year":"1985"},{"issue":"3","key":"10.1016\/0165-6074(94)90131-7_BIB11","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1109\/TCAD.1987.1270275","article-title":"Silicon compiler system based on asynchronous architecture","author":"Hirayama","year":"1987","journal-title":"IEEE Trans. Computer-Aided Design, CAD-6"},{"key":"10.1016\/0165-6074(94)90131-7_BIB12","series-title":"Design Methodologies for VLSI and Computer Architecture","article-title":"BEADLE: An algorithmic language for the description of digital systems","author":"Edwards","year":"1989"},{"key":"10.1016\/0165-6074(94)90131-7_BIB13","year":"1988","journal-title":"IEEE Standard VHDL reference manual, IEEE Std 1076-1087"},{"key":"10.1016\/0165-6074(94)90131-7_BIB14","series-title":"High Level Synthesis of ASICs Under Timing and Synchronization Constraints","author":"Ku","year":"1992"},{"key":"10.1016\/0165-6074(94)90131-7_BIB15","series-title":"Compiling Occam into silicon","author":"May","year":"1987"},{"issue":"1\u20135","key":"10.1016\/0165-6074(94)90131-7_BIB16","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1016\/0165-6074(86)90051-7","article-title":"Automatic hardware synthesis from a behavioural description language: OCCAM","volume":"18","author":"Collis","year":"1986","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/0165-6074(94)90131-7_BIB17","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1016\/0165-6074(89)90077-X","article-title":"A framework for the synthesis of hardware from Occam","volume":"27","author":"Dowsing","year":"1989","journal-title":"Microprocessing and Microprogramming"},{"key":"10.1016\/0165-6074(94)90131-7_BIB18","article-title":"Translating concurrent communicating programs into delay-insensitive circuits","author":"Brunvand","year":"1989","journal-title":"Carnegie Mellon University, Computer Science Research Report CMU-CS-89-126"},{"issue":"2","key":"10.1016\/0165-6074(94)90131-7_BIB19","doi-asserted-by":"crossref","first-page":"134","DOI":"10.1109\/TCAD.1985.1270106","article-title":"Applicability of a subset of Ada as an algorithmic hardware language for graph-based hardware compilation","author":"Girczyc","year":"1985","journal-title":"IEEE Trans. Computer-Aided Design CAD-4"},{"issue":"1","key":"10.1016\/0165-6074(94)90131-7_BIB20","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/MS.1984.233394","article-title":"Transforming an Ada program unit to silicon and verifying its behaviour in an Ada environment: A first experiment","volume":"1","author":"Organick","year":"1984","journal-title":"IEEE Software"},{"issue":"4","key":"10.1016\/0165-6074(94)90131-7_BIB21","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1016\/0020-0190(79)90065-6","article-title":"Deadlock absence proofs for networks of communicating processes","volume":"9","author":"Chandy","year":"1979","journal-title":"Information Processing Letters"},{"issue":"4","key":"10.1016\/0165-6074(94)90131-7_BIB22","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/TC.1981.1675774","article-title":"Communication structures for large networks of microcomputers","volume":"C-30","author":"Wittie","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0165-6074(94)90131-7_BIB23","series-title":"Proc. Fall Joint Computer Conf.","article-title":"A systematic approach to the design of digital bussing structures","author":"Thurber","year":"1972"},{"issue":"1","key":"10.1016\/0165-6074(94)90131-7_BIB24","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/JSSC.1982.1051685","article-title":"A synchronous approach for clocking VLSI system","volume":"SC-17","author":"Anceau","year":"1982","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0165-6074(94)90131-7_BIB25","series-title":"Proc. Esprit Conf.","article-title":"Logic synthesis and optimisation for random logic and automatic layout in the ESPRIT 888 AIDA Project","author":"Frehel","year":"1988"},{"key":"10.1016\/0165-6074(94)90131-7_BIB26","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1016\/0167-6423(92)90005-V","article-title":"The esterel synchronous programming language: Design, semantics, implementation","volume":"19","author":"Berry","year":"1992","journal-title":"Sci. Comput. Programming"},{"key":"10.1016\/0165-6074(94)90131-7_BIB27","series-title":"IFIP Second Internat. Workshop on Hardware\/Software Co-Design","article-title":"A development system for hardware\/software co-synthesis using FPGAs","author":"Edwards","year":"1993"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607494901317?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607494901317?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:53:35Z","timestamp":1552614815000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607494901317"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,5]]},"references-count":27,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1994,5]]}},"alternative-id":["0165607494901317"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(94)90131-7","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1994,5]]}}}