{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T19:23:56Z","timestamp":1648841036880},"reference-count":28,"publisher":"Elsevier BV","issue":"5-6","license":[{"start":{"date-parts":[[1995,10,1]],"date-time":"1995-10-01T00:00:00Z","timestamp":812505600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1995,10]]},"DOI":"10.1016\/0165-6074(95)00023-h","type":"journal-article","created":{"date-parts":[[2003,10,24]],"date-time":"2003-10-24T05:50:20Z","timestamp":1066974620000},"page":"391-408","source":"Crossref","is-referenced-by-count":5,"title":["Architecture and C++-programming environment of a highly parallel image signal processor"],"prefix":"10.1016","volume":"41","author":[{"given":"J.","family":"Kneip","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Ohmacht","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"R\u00f6nner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Pirsch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0165-6074(95)00023-H_BIB1","first-page":"220","article-title":"VLSI Architectures for Video Compression \u2014 A Survey","volume":"Vol. 83","author":"Pirsch","year":"1995"},{"key":"10.1016\/0165-6074(95)00023-H_BIB2","series-title":"VLSI Image Processing","year":"1985"},{"issue":"No. 6","key":"10.1016\/0165-6074(95)00023-H_BIB3","doi-asserted-by":"crossref","first-page":"1484","DOI":"10.1109\/4.62184","article-title":"A 24-b 50-ns Digital Image Signal Processor","volume":"Vol. 25","author":"Nakagawa","year":"1990","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"No.1","key":"10.1016\/0165-6074(95)00023-H_BIB4","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1007\/BF00932063","article-title":"Parallel video-signalprocessor Configuration based on Overlap-Save Technique and its LSI Processor Element: VISP","volume":"Vol.1","author":"Nishitani","year":"1989","journal-title":"Journal of VLSI Signal Processing"},{"issue":"No. 2\/3","key":"10.1016\/0165-6074(95)00023-H_BIB5","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1007\/BF01581290","article-title":"An Image Processing System Using Image Signal Multiprocessors (ISMPs)","volume":"Vol. 5","author":"Nakahira","year":"1993","journal-title":"Journal of VLSI Signal Processing"},{"key":"10.1016\/0165-6074(95)00023-H_BIB6","series-title":"Proc. IEEE 1994 Custom Integrated Circuits Conference","first-page":"99","article-title":"A 1.2 GIP General Purpose Digital Image Processor","author":"Evans","year":"1994"},{"issue":"No. 2\/3","key":"10.1016\/0165-6074(95)00023-H_BIB7","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1007\/BF01581293","article-title":"A VLSI based MIMD Architecture of a Multiprocessor System for Real-Time Video Processing Applications","volume":"Vol. 5","author":"Gaedke","year":"1993","journal-title":"Journal of VLSI Signal Processing"},{"issue":"No. 12","key":"10.1016\/0165-6074(95)00023-H_BIB8","doi-asserted-by":"crossref","first-page":"1321","DOI":"10.1109\/4.262006","article-title":"300-MHz 16-b BiCMOS video-signalprocessor","volume":"Vol. 28","author":"Inoue","year":"1993","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"No.12","key":"10.1016\/0165-6074(95)00023-H_BIB9","doi-asserted-by":"crossref","first-page":"1886","DOI":"10.1109\/4.173119","article-title":"A Video Digital Signal Processor with a Vector-Pipeline Architecture","volume":"Vol. 27","author":"Aono","year":"1992","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"No. 7","key":"10.1016\/0165-6074(95)00023-H_BIB10","doi-asserted-by":"crossref","first-page":"1080","DOI":"10.1109\/4.142605","article-title":"A Floating-Point Cell Library and a 100-MFLOPS Image Signal Processor","volume":"Vol. 27","author":"Fujii","year":"1992","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"10.1016\/0165-6074(95)00023-H_BIB11","first-page":"115","article-title":"Video Array Processor Breaks Speed Record","author":"Gosch","year":"1990","journal-title":"Electronic Design"},{"key":"10.1016\/0165-6074(95)00023-H_BIB12","series-title":"Proc. IEEE 1994 Custom Integrated Circuits Conference","first-page":"95","article-title":"A 1.5 GIPS video-signalprocessor)","author":"Veendrick","year":"1994"},{"issue":"No. 3","key":"10.1016\/0165-6074(95)00023-H_BIB13","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1109\/30.103138","article-title":"Digital TV with serial video processor","volume":"Vol. 36","author":"Miyaguchi","year":"1990","journal-title":"IEEE Trans. on Consumer Electronics"},{"issue":"No. 12","key":"10.1016\/0165-6074(95)00023-H_BIB14","doi-asserted-by":"crossref","first-page":"1865","DOI":"10.1109\/4.104178","article-title":"A 300 MOPS video-signalprocessor with Parallel Architecture","volume":"Vol. 26","author":"Minami","year":"1991","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"No. 4","key":"10.1016\/0165-6074(95)00023-H_BIB15","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1016\/0923-5965(92)90019-C","article-title":"The MPEG video compression algorithm","author":"LeGall","year":"1992","journal-title":"Signal Processing: Image Communications"},{"key":"10.1016\/0165-6074(95)00023-H_BIB16","series-title":"Proc. IEEE 1994 Custom Integrated Circuits Conference","first-page":"91","article-title":"A Single Chip Multimedia Video Processor","author":"Balmer","year":"1994"},{"key":"10.1016\/0165-6074(95)00023-H_BIB17","first-page":"35","article-title":"Der Share greift endlich an","author":"Stroh","year":"1995"},{"key":"10.1016\/0165-6074(95)00023-H_BIB18","author":"Moldovan","year":"1993"},{"key":"10.1016\/0165-6074(95)00023-H_BIB19","author":"Hennessy","year":"1990"},{"key":"10.1016\/0165-6074(95)00023-H_BIB20","first-page":"483","article-title":"Validity of the Single Processor Approach to Achieving Large-Scale Computing Capabilities","volume":"Vol. 30","author":"Amdahl","year":"1967"},{"issue":"No. 3","key":"10.1016\/0165-6074(95)00023-H_BIB21","doi-asserted-by":"crossref","first-page":"408","DOI":"10.1109\/12.21127","article-title":"Speedup Versus Efficiency in Parallel Systems","volume":"Vol. 38","author":"Eager","year":"1989","journal-title":"IEEE Trans. on Computers"},{"key":"10.1016\/0165-6074(95)00023-H_BIB22","series-title":"Instruction-Level Parallelism","article-title":"Instruction-Level Parallel Processing: History, Overview and Perspektive","author":"Rau","year":"1993"},{"key":"10.1016\/0165-6074(95)00023-H_BIB23","article-title":"Ein Beitrag zu Speicherarchitekturen programmierbarer Multiprozessoren der Bildverarbeitung","author":"Volkers","year":"1992"},{"key":"10.1016\/0165-6074(95)00023-H_BIB24","author":"Aho","year":"1986"},{"key":"10.1016\/0165-6074(95)00023-H_BIB25","article-title":"Automatic program parallelisation","volume":"Vol. 81","author":"Banerjee","year":"1993"},{"key":"10.1016\/0165-6074(95)00023-H_BIB26","series-title":"3rd Int. Workshop on Algorithms and Parallel VLSI Architectures","article-title":"Compiling for massively parallel architectures: A perspective","author":"Feautrier","year":"1994"},{"key":"10.1016\/0165-6074(95)00023-H_BIB27","series-title":"Sage++: An object-oriented toolkit and class library for building fortran and c++ restructuring tools","author":"Bodin","year":"1994"},{"key":"10.1016\/0165-6074(95)00023-H_BIB28","author":"Stallman","year":"1994","journal-title":"Using and Porting GNU CC"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749500023H?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016560749500023H?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,19]],"date-time":"2019-02-19T08:28:31Z","timestamp":1550564911000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016560749500023H"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,10]]},"references-count":28,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[1995,10]]}},"alternative-id":["016560749500023H"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(95)00023-h","relation":{},"ISSN":["0165-6074"],"issn-type":[{"value":"0165-6074","type":"print"}],"subject":[],"published":{"date-parts":[[1995,10]]}}}