{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,2,15]],"date-time":"2023-02-15T01:14:32Z","timestamp":1676423672394},"reference-count":3,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1992,12,1]],"date-time":"1992-12-01T00:00:00Z","timestamp":723168000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2013,7,17]],"date-time":"2013-07-17T00:00:00Z","timestamp":1374019200000},"content-version":"vor","delay-in-days":7533,"URL":"https:\/\/www.elsevier.com\/open-access\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Discrete Applied Mathematics"],"published-print":{"date-parts":[[1992,12]]},"DOI":"10.1016\/0166-218x(92)90003-s","type":"journal-article","created":{"date-parts":[[2002,7,26]],"date-time":"2002-07-26T03:43:01Z","timestamp":1027654981000},"page":"303-318","source":"Crossref","is-referenced-by-count":5,"title":["Balanced block spacing for VLSI layout"],"prefix":"10.1016","volume":"40","author":[{"given":"Israel","family":"Cederbaum","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Israel","family":"Koren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shmuel","family":"Wimer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0166-218X(92)90003-S_BIB1","series-title":"Layout Design and Verification","first-page":"169","article-title":"Global routing","author":"Kuh","year":"1986"},{"key":"10.1016\/0166-218X(92)90003-S_BIB2","series-title":"Layout Design and Verification","first-page":"99","article-title":"Maze-running and line-search algorithms","author":"Ohtsuki","year":"1986"},{"key":"10.1016\/0166-218X(92)90003-S_BIB3","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1109\/43.3170","article-title":"Analysis of strategies for constructive general block placement","volume":"7","author":"Wimer","year":"1988","journal-title":"IEEE Trans. CAD of Integrated Circuits and Systems"}],"container-title":["Discrete Applied Mathematics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0166218X9290003S?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0166218X9290003S?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,13]],"date-time":"2019-04-13T06:24:34Z","timestamp":1555136674000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0166218X9290003S"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,12]]},"references-count":3,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1992,12]]}},"alternative-id":["0166218X9290003S"],"URL":"https:\/\/doi.org\/10.1016\/0166-218x(92)90003-s","relation":{},"ISSN":["0166-218X"],"issn-type":[{"value":"0166-218X","type":"print"}],"subject":[],"published":{"date-parts":[[1992,12]]}}}