{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T03:46:02Z","timestamp":1754019962301},"reference-count":14,"publisher":"Elsevier BV","issue":"2-3","license":[{"start":{"date-parts":[[1992,4,1]],"date-time":"1992-04-01T00:00:00Z","timestamp":702086400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Future Generation Computer Systems"],"published-print":{"date-parts":[[1992,4]]},"DOI":"10.1016\/0167-739x(92)90017-6","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T15:40:25Z","timestamp":1062603625000},"page":"303-309","source":"Crossref","is-referenced-by-count":3,"title":["SPARC: A scalable processor architecture"],"prefix":"10.1016","volume":"7","author":[{"given":"Anant","family":"Agrawal","sequence":"first","affiliation":[]},{"given":"Robert B","family":"Garner","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-739X(92)90017-6_BIB1","unstructured":"A. Agrawal, E.W. Brown, J. Petolino and J. Peterson, Design considerations for a bipolar implementation of SPARC, IEEE COMPCON 88."},{"key":"10.1016\/0167-739X(92)90017-6_BIB2","doi-asserted-by":"crossref","DOI":"10.1109\/40.46764","article-title":"Implementing SPARC in ECL","author":"Brown","year":"1990","journal-title":"IEEE Micro"},{"key":"10.1016\/0167-739X(92)90017-6_BIB3","unstructured":"N. Chu, L. Poltrack, J. Bartlett, J. Friedland and A. MacRae, Sun Performance, Sun Microsystems, Inc., Mountain View, CA."},{"key":"10.1016\/0167-739X(92)90017-6_BIB4","unstructured":"M. Dubois, C. Scheurich and F. Briggs, Synchronization, coherence and ordering of events in multiprocessors, to appear in IEEE Com.."},{"key":"10.1016\/0167-739X(92)90017-6_BIB5","unstructured":"R. Garner, A. Agrawal, F. Briggs, E.W. Brown, D. Hough, B. Joy, S. Kleiman, S. Muchnick, M. Namjoo, D. Patterson, J. Pendelton and R. Tuck, The scalable processor architecture (SPARC), IEEE COMPCON 88."},{"key":"10.1016\/0167-739X(92)90017-6_BIB6","article-title":"Reduced instruction set computer architectures for VLSI","author":"Katevenis","year":"1983"},{"key":"10.1016\/0167-739X(92)90017-6_BIB7","unstructured":"S. Kleiman and D. Williams, SunOS on SPARC, IEEE COMPCON 88."},{"key":"10.1016\/0167-739X(92)90017-6_BIB8","unstructured":"S. Muchnick, C. Aoki, V. Ghodssi, M. Helft, M. Lee, R. Tuck, D. Weaver and A. Wu, Optimizing compilers for the SPARC architecture: an overview, IEEE COMPCON 88."},{"key":"10.1016\/0167-739X(92)90017-6_BIB9","unstructured":"M. Namjoo, A. Agrawal, D. Jackson, L. Quach, CMOS gate array implementation of the SPARC architecture, IEEE COMPCON 88."},{"key":"10.1016\/0167-739X(92)90017-6_BIB10","unstructured":"M. Namjoo, et al., CMOS custom implementation of the SPARC architecture, IEEE COMPCON 88."},{"issue":"no. 1","key":"10.1016\/0167-739X(92)90017-6_BIB11","doi-asserted-by":"crossref","DOI":"10.1145\/2465.214917","article-title":"Reduced instruction set computers","volume":"vol. 28","author":"Patterson","year":"1985","journal-title":"CACM"},{"key":"10.1016\/0167-739X(92)90017-6_BIB12","unstructured":"L. Quach and R. Chueh, CMOS gate array implementation of the SPARC architecture, IEEE COMPCON 88."},{"key":"10.1016\/0167-739X(92)90017-6_BIB13","unstructured":"M. Schafir and A. Nguyen, Sun-4\/200 Benchmarks, Sun Microsystems, Inc., Mountain View, CA."},{"key":"10.1016\/0167-739X(92)90017-6_BIB14","unstructured":"The SPARC\u2122 Architecture Manual, Sun Microsystems, Inc., Mountain View, CA. Also published by Fujitsu Microelectronics, Inc., 3320 Scott Blvd., Santa Clara, CA 95054."}],"container-title":["Future Generation Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167739X92900176?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167739X92900176?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T12:50:16Z","timestamp":1551099016000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167739X92900176"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,4]]},"references-count":14,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[1992,4]]}},"alternative-id":["0167739X92900176"],"URL":"https:\/\/doi.org\/10.1016\/0167-739x(92)90017-6","relation":{},"ISSN":["0167-739X"],"issn-type":[{"value":"0167-739X","type":"print"}],"subject":[],"published":{"date-parts":[[1992,4]]}}}