{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T21:32:10Z","timestamp":1649107930852},"reference-count":17,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1993,9,1]],"date-time":"1993-09-01T00:00:00Z","timestamp":746841600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Future Generation Computer Systems"],"published-print":{"date-parts":[[1993,9]]},"DOI":"10.1016\/0167-739x(93)90014-g","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T15:12:00Z","timestamp":1062601920000},"page":"235-240","source":"Crossref","is-referenced-by-count":2,"title":["The M2 hierarchical multiprocessor"],"prefix":"10.1016","volume":"9","author":[{"given":"Yen-Jen","family":"Oyang","sequence":"first","affiliation":[]},{"given":"David","family":"Jinsung Sheu","sequence":"additional","affiliation":[]},{"given":"Chih-Yuan","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Cheng-Zen","family":"Yang","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-739X(93)90014-G_BIB1","doi-asserted-by":"crossref","DOI":"10.1109\/2.55502","article-title":"new directions in scalable shared-memory multiprocessor architectures","author":"Thakkar","year":"1990","journal-title":"IEEE Comput."},{"key":"10.1016\/0167-739X(93)90014-G_BIB2","article-title":"Architecture-independent virtual memory management for parallel and distributed environments: the mach approach","author":"Tevanian","year":"1987"},{"issue":"4","key":"10.1016\/0167-739X(93)90014-G_BIB3","doi-asserted-by":"crossref","DOI":"10.1145\/98163.98169","article-title":"Distributed file systems: Concepts and examples","volume":"22","author":"Levy","year":"1990","journal-title":"ACM Comput. Surveys"},{"issue":"6","key":"10.1016\/0167-739X(93)90014-G_BIB4","doi-asserted-by":"crossref","DOI":"10.1109\/2.55500","article-title":"Directory-based cache coherence in large-scale multiprocessors","volume":"23","author":"Chaiken","year":"1990","journal-title":"IEEE Comput."},{"key":"10.1016\/0167-739X(93)90014-G_BIB5","series-title":"Proc. 14th Annual Internat. Symp. on Computer Architecture","article-title":"Hierarchical cache\/bus architecture for shared memory multiprocessors","author":"Wilson","year":"1987"},{"key":"10.1016\/0167-739X(93)90014-G_BIB6","doi-asserted-by":"crossref","DOI":"10.1109\/2.67209","article-title":"Paradigm: A highly scalable shared-memory multicomputer architecture","author":"Cheriton","year":"1991","journal-title":"IEEE Comput."},{"key":"10.1016\/0167-739X(93)90014-G_BIB7","author":"Intel Corporation","year":"1984"},{"key":"10.1016\/0167-739X(93)90014-G_BIB8","article-title":"IEEE Standard Backplane Bus Specification for Multiprocessor Architectures: Future-bus","author":"IEEE","year":"1987","journal-title":"IEEE Standard 896.1"},{"key":"10.1016\/0167-739X(93)90014-G_BIB9","series-title":"Proc. IEEE Computer Group Conf.","article-title":"Storage and IO parameters and system potential","author":"Amdahl","year":"1970"},{"key":"10.1016\/0167-739X(93)90014-G_BIB10","article-title":"Disk cache \u2014 miss ratio analysis and design considerations","volume":"3","year":"1985"},{"key":"10.1016\/0167-739X(93)90014-G_BIB11","series-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"1990"},{"key":"10.1016\/0167-739X(93)90014-G_BIB12","series-title":"Proc. 13th ACM Symp. on Operating System Principles","article-title":"Measurements of a distributed file system","author":"Baker","year":"1991"},{"key":"10.1016\/0167-739X(93)90014-G_BIB13","series-title":"Proc: 12th Annual Internat. Symp. on Computer Architecture","article-title":"Implementating a cache consistency protocol","author":"Katz","year":"1985"},{"key":"10.1016\/0167-739X(93)90014-G_BIB14","author":"Cypress Semiconductor","year":"1990"},{"key":"10.1016\/0167-739X(93)90014-G_BIB15","series-title":"Sparc MBus Interface Specification","author":"Cypress Semiconductor","year":"1991"},{"key":"10.1016\/0167-739X(93)90014-G_BIB16","series-title":"CYM6002K Dual CPU SparcCore Module","author":"Cypress Semiconductor","year":"1991"},{"key":"10.1016\/0167-739X(93)90014-G_BIB17","author":"Intel Corporation","year":"1986"}],"container-title":["Future Generation Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167739X9390014G?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167739X9390014G?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T11:54:03Z","timestamp":1551095643000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167739X9390014G"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,9]]},"references-count":17,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1993,9]]}},"alternative-id":["0167739X9390014G"],"URL":"https:\/\/doi.org\/10.1016\/0167-739x(93)90014-g","relation":{},"ISSN":["0167-739X"],"issn-type":[{"value":"0167-739X","type":"print"}],"subject":[],"published":{"date-parts":[[1993,9]]}}}