{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,30]],"date-time":"2023-08-30T21:21:30Z","timestamp":1693430490528},"reference-count":36,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1995,6,1]],"date-time":"1995-06-01T00:00:00Z","timestamp":801964800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Future Generation Computer Systems"],"published-print":{"date-parts":[[1995,6]]},"DOI":"10.1016\/0167-739x(94)00067-o","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T14:12:49Z","timestamp":1027606369000},"page":"247-271","source":"Crossref","is-referenced-by-count":19,"title":["Implementation and evaluation of update-based cache protocols under relaxed memory consistency models"],"prefix":"10.1016","volume":"11","author":[{"given":"H\u00e5kan","family":"Grahn","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Dubois","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0167-739X(94)00067-O_BIB1","series-title":"Proc. 17th Int. Symp. on Computer Architecture","first-page":"2","article-title":"Weak ordering\u2014A new definition","author":"Adve","year":"1990"},{"key":"10.1016\/0167-739X(94)00067-O_BIB2","series-title":"Proc. 17th Int. Symp. on Computer Architecture","first-page":"104","article-title":"APRIL: A processor architecture for multi-processing","author":"Agarwal","year":"1990"},{"key":"10.1016\/0167-739X(94)00067-O_BIB3","series-title":"Scalable Shared Memory Multiprocessors","first-page":"240","article-title":"The MIT Alewife machine: A large-scale distributed-memory multiprocessor","author":"Agarwal","year":"1990"},{"key":"10.1016\/0167-739X(94)00067-O_BIB4","series-title":"Proc. Int. Conf. on Supercomputing","first-page":"337","article-title":"A cache coherence approach for large multiprocessor systems","author":"Archibald","year":"1988"},{"key":"10.1016\/0167-739X(94)00067-O_BIB5","series-title":"Proc. 17th Int. Symp. on Computer Architecture","first-page":"115","article-title":"PLUS: A distributed shared-memory system","author":"Bisiani","year":"1990"},{"key":"10.1016\/0167-739X(94)00067-O_BIB6","author":"Boyle","year":"1987"},{"key":"10.1016\/0167-739X(94)00067-O_BIB7","series-title":"Proc. 26th Annual Simulation Symp.","first-page":"41","article-title":"The Cachemire test bench \u2014 A flexible and effective approach for simulation of multiprocessors","author":"Brorsson","year":"1993"},{"key":"10.1016\/0167-739X(94)00067-O_BIB8","series-title":"Proc. Fourth Int. Conf. on Arch. Support for Prog. Lang. and Operating Syst.","first-page":"40","article-title":"Software prefetching","author":"Callahan","year":"1991"},{"issue":"12","key":"10.1016\/0167-739X(94)00067-O_BIB9","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","article-title":"A new solution to coherence problems in multicache systems","volume":"C-27","author":"Censier","year":"1978","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-739X(94)00067-O_BIB10","first-page":"56","article-title":"Fixed and adaptive sequential prefetching in shared memory multi-processors","volume":"Vol I","author":"Dahlgren","year":"1993"},{"key":"10.1016\/0167-739X(94)00067-O_BIB11","first-page":"166","article-title":"Reducing the write traffic for a hybrid cache protocol","volume":"Vol. I","author":"Dahlgren","year":"1994"},{"key":"10.1016\/0167-739X(94)00067-O_BIB12","series-title":"Proc. 13th Int. Symp. on Computer Architecture","first-page":"434","article-title":"Memory access buffering in multiprocessors","author":"Dubois","year":"1986"},{"issue":"6","key":"10.1016\/0167-739X(94)00067-O_BIB13","doi-asserted-by":"crossref","first-page":"660","DOI":"10.1109\/32.55094","article-title":"Memory access dependencies in shared memory multiprocessors","volume":"SE-16","author":"Dubois","year":"1990","journal-title":"IEEE Trans. Software Eng."},{"key":"10.1016\/0167-739X(94)00067-O_BIB14","series-title":"Proc. 15th Int. Symp. on Computer Architecture","first-page":"373","article-title":"A characterization of sharing in parallel programs and its application to coherency protocol evaluation","author":"Eggers","year":"1988"},{"key":"10.1016\/0167-739X(94)00067-O_BIB15","series-title":"Proc. 16th Int. Symp. on Computer Architecture","first-page":"2","article-title":"Evaluating the performance of four snooping cache coherency protocols","author":"Eggers","year":"1989"},{"key":"10.1016\/0167-739X(94)00067-O_BIB16","series-title":"Proc. 17th Int. Symp. on Computer Architecture","first-page":"15","article-title":"Memory consistency and event ordering in scalable shared-memory multiprocessors","author":"Gharachorloo","year":"1990"},{"key":"10.1016\/0167-739X(94)00067-O_BIB17","series-title":"Proc. Fourth Int. Conf. on Arch. Support for Prog. Lang. and Operating Syst.","first-page":"245","article-title":"Performance evaluation of memory consistency models for shared-memory multiprocessors","author":"Gharachorloo","year":"1991"},{"key":"10.1016\/0167-739X(94)00067-O_BIB18","series-title":"Proc. 19th Int. Symp. on Computer Architecture","first-page":"22","article-title":"Hiding memory latency using dynamic scheduling in shared-memory multiprocessors","author":"Gharachorloo","year":"1992"},{"key":"10.1016\/0167-739X(94)00067-O_BIB19","series-title":"Proc. 18th Int. Symp. on Computer Architecture","first-page":"254","article-title":"Comparative evaluation of latency reducing and tolerating techniques","author":"Gupta","year":"1991"},{"issue":"7","key":"10.1016\/0167-739X(94)00067-O_BIB20","doi-asserted-by":"crossref","first-page":"794","DOI":"10.1109\/12.256449","article-title":"Cache invalidation patterns in shared-memory multiprocessors","volume":"C-41","author":"Gupta","year":"1992","journal-title":"IEEE Trans. Comput."},{"issue":"9","key":"10.1016\/0167-739X(94)00067-O_BIB21","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/2.156381","article-title":"DDM \u2014 A cache-only memory architecture","volume":"25","author":"Hagersten","year":"1992","journal-title":"IEEE Comput."},{"key":"10.1016\/0167-739X(94)00067-O_BIB22","series-title":"Proc. 27th Annual Symp. on Foundations of Computer Science","first-page":"244","article-title":"Competitive snoopy caching","author":"Karlin","year":"1986"},{"key":"10.1016\/0167-739X(94)00067-O_BIB23","series-title":"Proc. 8th Int. Symp. on Computer Architecture","first-page":"81","article-title":"Lockup-free instruction fetch\/prefetch cache organization","author":"Kroft","year":"1981"},{"issue":"9","key":"10.1016\/0167-739X(94)00067-O_BIB24","doi-asserted-by":"crossref","first-page":"690","DOI":"10.1109\/TC.1979.1675439","article-title":"How to make a multiprocessor computer that correctly executes multiprocess programs","volume":"C-28","author":"Lamport","year":"1979","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"10.1016\/0167-739X(94)00067-O_BIB25","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/2.121510","article-title":"The Stanford Dash multiprocessor","volume":"25","author":"Lenoski","year":"1992","journal-title":"IEEE Comput."},{"issue":"2","key":"10.1016\/0167-739X(94)00067-O_BIB26","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1016\/0743-7315(91)90014-Z","article-title":"Tolerating latency through software-controlled prefetching in shared-memory multi-processors","volume":"12","author":"Mowry","year":"1991","journal-title":"J. Parallel Distributed Comput."},{"key":"10.1016\/0167-739X(94)00067-O_BIB27","series-title":"Proc. Parallel Architectures and Languages Europe (PARLE) Conf.","first-page":"363","article-title":"An adaptive update-based cache coherence protocol for reduction of miss rate and traffic","volume":"817","author":"Nilsson","year":"1994"},{"key":"10.1016\/0167-739X(94)00067-O_BIB28","article-title":"Access ordering and coherence in shared-memory multiprocessors","author":"Scheurich","year":"1989"},{"issue":"1","key":"10.1016\/0167-739X(94)00067-O_BIB29","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/130823.130824","article-title":"SPLASH: Stanford parallel applications for shared-memory","volume":"20","author":"Singh","year":"1992","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"6","key":"10.1016\/0167-739X(94)00067-O_BIB30","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/2.55497","article-title":"A survey of cache coherence schemes for multiprocessors","volume":"23","author":"Stenstr\u00f6m","year":"1990","journal-title":"IEEE Comput."},{"key":"10.1016\/0167-739X(94)00067-O_BIB31","first-page":"246","article-title":"A lockup-free multiprocessor cache design","volume":"Vol. I","author":"Stenstr\u00f6m","year":"1991"},{"key":"10.1016\/0167-739X(94)00067-O_BIB32","series-title":"Proc. 20th Int. Symp. on Computer Architecture","first-page":"109","article-title":"An adaptive cache coherence protocol optimized for migratory sharing","author":"Stenstr\u00f6m","year":"1993"},{"key":"10.1016\/0167-739X(94)00067-O_BIB33","series-title":"Proc. Fifth Int. Conf. on Arch. Support for Prog. Lang. and Operating Syst.","first-page":"149","article-title":"A performance evaluation of optimal hybrid cache coherency protocols","author":"Veenstra","year":"1992"},{"issue":"4","key":"10.1016\/0167-739X(94)00067-O_BIB34","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1016\/0743-7315(92)90049-S","article-title":"Hiding shared memory reference latency on the Galactica Net distributed shared memory architecture","volume":"15","author":"Wilson","year":"1992","journal-title":"J. Parallel Distributed Comput."},{"key":"10.1016\/0167-739X(94)00067-O_BIB35","series-title":"Proc. 13th Conf. on Distributed Computing Systems","first-page":"246","article-title":"Hardware assist for distributed shared memory","author":"Wilson","year":"1993"},{"key":"10.1016\/0167-739X(94)00067-O_BIB36","series-title":"Proc. 19th Int. Symp. on Computer Architecture","first-page":"2","article-title":"A performance study of memory consistency models","author":"Zucker","year":"1992"}],"container-title":["Future Generation Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167739X9400067O?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167739X9400067O?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,23]],"date-time":"2019-04-23T22:52:28Z","timestamp":1556059948000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167739X9400067O"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,6]]},"references-count":36,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1995,6]]}},"alternative-id":["0167739X9400067O"],"URL":"https:\/\/doi.org\/10.1016\/0167-739x(94)00067-o","relation":{},"ISSN":["0167-739X"],"issn-type":[{"value":"0167-739X","type":"print"}],"subject":[],"published":{"date-parts":[[1995,6]]}}}