{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T18:02:32Z","timestamp":1649008952602},"reference-count":16,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1994,4,1]],"date-time":"1994-04-01T00:00:00Z","timestamp":765158400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Future Generation Computer Systems"],"published-print":{"date-parts":[[1994,4]]},"DOI":"10.1016\/0167-739x(94)90048-5","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T11:12:00Z","timestamp":1062587520000},"page":"15-27","source":"Crossref","is-referenced-by-count":0,"title":["Performance evaluation of cache architectures in tightly coupled multiprocessor systems"],"prefix":"10.1016","volume":"10","author":[{"given":"Jean-Marc","family":"Kuntz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"4","key":"10.1016\/0167-739X(94)90048-5_BIB1","doi-asserted-by":"crossref","first-page":"393","DOI":"10.1145\/48012.48037","article-title":"Cache performance of operating system and multiprogramming workload","volume":"6","author":"Agarwal","year":"1988","journal-title":"ACM Trans. Comput. Syst."},{"key":"10.1016\/0167-739X(94)90048-5_BIB2","series-title":"15th Int. Symp. on Computer Architecture","first-page":"280","article-title":"An evaluation of directory schemes for cache coherence","author":"Agarwal","year":"1988"},{"issue":"4","key":"10.1016\/0167-739X(94)90048-5_BIB3","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/6513.6514","article-title":"Cache coherence protocols: evaluation using a multiprocessor simulation model","volume":"4","author":"Archibald","year":"1986","journal-title":"ACM Trans. Comput. Syst."},{"key":"10.1016\/0167-739X(94)90048-5_BIB4","series-title":"17th Int. Symp. on Computer Architecture","first-page":"250","article-title":"Trace-driven simulations for a two-level cache design of open bus systems","author":"Bugge","year":"1990"},{"key":"10.1016\/0167-739X(94)90048-5_BIB5","series-title":"Siemens Nixdorf internal report","article-title":"CPU-Referenzstrings von BS2000-Anwendungen","author":"Bussert","year":"1991"},{"key":"10.1016\/0167-739X(94)90048-5_BIB6","unstructured":"W. Bussert, Analyse der Cohit-Problematik auf Multiprozessor-Systeme, 6th GI\/ITG Measurement, Modelling and Evaluation of Computer Systems, Munich, Sept. 91 (short paper in German)."},{"issue":"12","key":"10.1016\/0167-739X(94)90048-5_BIB7","doi-asserted-by":"crossref","first-page":"1612","DOI":"10.1109\/12.40842","article-title":"Evaluating associativity in CPU caches","volume":"38","author":"Hill","year":"1989","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-739X(94)90048-5_BIB8","article-title":"Evaluation de la performance d'architectures \u00e0 base de m\u00e9moires caches pour des syst\u00e8mes multiprocesseurs","author":"Kuntz","year":"1993"},{"key":"10.1016\/0167-739X(94)90048-5_BIB9","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1007\/BFb0035096","article-title":"Evaluation of Futurebus hierarchical caching","volume":"1","author":"Langendoen","year":"1991","journal-title":"PARLE'91: Parallel Architectures and Language Europe"},{"key":"10.1016\/0167-739X(94)90048-5_BIB10","series-title":"15th Int. Symp. on Computer Architecture","first-page":"81","article-title":"A simulation study of two-level caches","author":"Short","year":"1988"},{"key":"10.1016\/0167-739X(94)90048-5_BIB11","series-title":"15th Int. Symp. on Computer Architecture","first-page":"186","article-title":"Multiprocessor cache analysis using ATUM","author":"Sites","year":"1988"},{"key":"10.1016\/0167-739X(94)90048-5_BIB12","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"14","author":"Smith","year":"1982","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/0167-739X(94)90048-5_BIB13","series-title":"12th Int. Symp. on Computer Architecture","first-page":"64","article-title":"Cache evaluation and the impact of workload choice","author":"Smith","year":"1985"},{"issue":"9","key":"10.1016\/0167-739X(94)90048-5_BIB14","doi-asserted-by":"crossref","first-page":"1063","DOI":"10.1109\/TC.1987.5009537","article-title":"Line (block) size choice for CPU cache memories","volume":"36","author":"Smith","year":"1987","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-739X(94)90048-5_BIB15","article-title":"Multilevel cache hierarchies","author":"Wang","year":"1989"},{"key":"10.1016\/0167-739X(94)90048-5_BIB16","series-title":"23th Hawaii Int. Conf. on Syst. Science","first-page":"252","article-title":"Multiprocessor cache simulation using hardware collected address traces","author":"Wilson","year":"1990"}],"container-title":["Future Generation Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167739X94900485?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167739X94900485?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T06:54:18Z","timestamp":1551077658000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167739X94900485"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,4]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1994,4]]}},"alternative-id":["0167739X94900485"],"URL":"https:\/\/doi.org\/10.1016\/0167-739x(94)90048-5","relation":{},"ISSN":["0167-739X"],"issn-type":[{"value":"0167-739X","type":"print"}],"subject":[],"published":{"date-parts":[[1994,4]]}}}