{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T04:53:18Z","timestamp":1648615998643},"reference-count":5,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1989,5,1]],"date-time":"1989-05-01T00:00:00Z","timestamp":609984000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[1989,5]]},"DOI":"10.1016\/0167-8191(89)90108-7","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:52:02Z","timestamp":1062611522000},"page":"347-356","source":"Crossref","is-referenced-by-count":1,"title":["Generating function and equivalent transformation for systolic arrays"],"prefix":"10.1016","volume":"10","author":[{"given":"Jong-Chuang","family":"Tsay","sequence":"first","affiliation":[]},{"given":"Young-Chang","family":"Hou","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-8191(89)90108-7_BIB1","series-title":"Introduction to VLSI System","article-title":"Highly concurrent systems","author":"Kung","year":"1980"},{"issue":"1","key":"10.1016\/0167-8191(89)90108-7_BIB2","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","article-title":"Why systolic architectures?","volume":"15","author":"Kung","year":"1982","journal-title":"Comput. Magazine"},{"key":"10.1016\/0167-8191(89)90108-7_BIB3","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/TC.1985.1676516","article-title":"The design of optimal systolic arrays","volume":"34","author":"Li","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-8191(89)90108-7_BIB4","series-title":"Proc. International Workshop on Systolic Arrays","first-page":"1.1","article-title":"The derivation and utilisation of bit level systolic array architectures","author":"McCanny","year":"1986"},{"key":"10.1016\/0167-8191(89)90108-7_BIB5","series-title":"VLSI Systems and Computations","first-page":"226","article-title":"A wavefront notation tool for VLSI array design","author":"Weiser","year":"1981"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167819189901087?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167819189901087?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:24:51Z","timestamp":1551086691000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167819189901087"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,5]]},"references-count":5,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1989,5]]}},"alternative-id":["0167819189901087"],"URL":"https:\/\/doi.org\/10.1016\/0167-8191(89)90108-7","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[1989,5]]}}}