{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T23:01:03Z","timestamp":1649199663508},"reference-count":5,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1992,3,1]],"date-time":"1992-03-01T00:00:00Z","timestamp":699408000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[1992,3]]},"DOI":"10.1016\/0167-8191(92)90103-e","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T17:52:02Z","timestamp":1062611522000},"page":"355-358","source":"Crossref","is-referenced-by-count":0,"title":["More on systolic line drawing"],"prefix":"10.1016","volume":"18","author":[{"given":"G.M","family":"Megson","sequence":"first","affiliation":[]},{"given":"D.J","family":"Evans","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-8191(92)90103-E_BIB1","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1016\/0167-8191(90)90062-E","article-title":"An orthogonal systolic design for the assignment problem","volume":"16","author":"Megson","year":"1990","journal-title":"Parallel Comput."},{"key":"10.1016\/0167-8191(92)90103-E_BIB2","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1016\/0167-9260(90)90021-R","article-title":"The systolic control ring instruction processor (SCRIP)","volume":"9","author":"Megson","year":"1990","journal-title":"Integration"},{"key":"10.1016\/0167-8191(92)90103-E_BIB3","first-page":"68","article-title":"Methods and Models of Operations Research","author":"Kaufmann","year":"1963"},{"key":"10.1016\/0167-8191(92)90103-E_BIB4","first-page":"4","article-title":"On supercomputing with systolic\/wavefront array processors","volume":"72","author":"Kung","year":"1984"},{"key":"10.1016\/0167-8191(92)90103-E_BIB5","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1016\/0167-9260(86)90038-6","article-title":"The instruction systolic array, a parallel architecture for VLSI","volume":"4","author":"Lang","year":"1986","journal-title":"Integration"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016781919290103E?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016781919290103E?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T09:26:43Z","timestamp":1551086803000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016781919290103E"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,3]]},"references-count":5,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1992,3]]}},"alternative-id":["016781919290103E"],"URL":"https:\/\/doi.org\/10.1016\/0167-8191(92)90103-e","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[1992,3]]}}}