{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T05:49:20Z","timestamp":1648705760324},"reference-count":13,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1993,2,1]],"date-time":"1993-02-01T00:00:00Z","timestamp":728524800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[1993,2]]},"DOI":"10.1016\/0167-8191(93)90047-o","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:52:02Z","timestamp":1062597122000},"page":"177-185","source":"Crossref","is-referenced-by-count":0,"title":["A parallel system for test pattern generation"],"prefix":"10.1016","volume":"19","author":[{"given":"G.P","family":"Balboni","sequence":"first","affiliation":[]},{"given":"G.P","family":"Cabodi","sequence":"additional","affiliation":[]},{"given":"S","family":"Gai","sequence":"additional","affiliation":[]},{"given":"M","family":"Sonza Reorda","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-8191(93)90047-O_BIB1","series-title":"Digital Systems Testing and Testable Design","author":"Abramovici","year":"1990"},{"key":"10.1016\/0167-8191(93)90047-O_BIB2","series-title":"Proc. IEEE Internat. Test. Conf.","first-page":"1100","article-title":"On the role of independent fault sets in the generation of minimal test sets","author":"Akers","year":"1987"},{"key":"10.1016\/0167-8191(93)90047-O_BIB3","series-title":"Applying Transputer Based Parallel Machines","first-page":"264","article-title":"PIPES: A transputer based parallel architecture for Al real-time applications","author":"Balboni","year":"1989"},{"key":"10.1016\/0167-8191(93)90047-O_BIB4","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MDT.1984.5005647","article-title":"A survey of hardware accelerators used in computer-aided design","volume":"1","author":"Blank","year":"1984","journal-title":"IEEE Design Test Comput."},{"key":"10.1016\/0167-8191(93)90047-O_BIB5","series-title":"Proc. IEEE Internat. Symp. Circuits Systems","first-page":"663","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator on Fortran","author":"Brglez","year":"1985"},{"key":"10.1016\/0167-8191(93)90047-O_BIB6","series-title":"Proc. IEEE Symp. Parallel Distributed Processing","first-page":"700","article-title":"Test generation in a distributed environment","author":"Calia","year":"1991"},{"key":"10.1016\/0167-8191(93)90047-O_BIB7","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TC.1981.1675757","article-title":"An implicit enumeration algorithm to generate tests for combinational logic circuits","volume":"C-30","author":"Goel","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-8191(93)90047-O_BIB8","series-title":"Proc. IEEE Internatl Conf. on Computer-Aided Design","first-page":"2","article-title":"Efficient single fault propagation in combinational circuits","author":"Harel","year":"1987"},{"key":"10.1016\/0167-8191(93)90047-O_BIB9","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/54.7962","article-title":"Algorithms for automatic test pattern generation","volume":"4","author":"Kirkland","year":"1988","journal-title":"IEEE Design Test Comput."},{"key":"10.1016\/0167-8191(93)90047-O_BIB10","series-title":"Proc. IEEE Internat. Test Conf.","first-page":"108","article-title":"Employing massive parallelism in digital ATPG algorithms","author":"Kramer","year":"1983"},{"key":"10.1016\/0167-8191(93)90047-O_BIB11","series-title":"Proc. IEEE Internat. Conf Computer-Aided Design","first-page":"156","article-title":"A parallel scheme for test-pattern generation","author":"Motohara","year":"1986"},{"key":"10.1016\/0167-8191(93)90047-O_BIB12","doi-asserted-by":"crossref","first-page":"771","DOI":"10.1109\/TC.1981.1675695","article-title":"Performance of processor-memory interconnections for multiprocessors","volume":"C-30","author":"Patel","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-8191(93)90047-O_BIB13","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1109\/43.46806","article-title":"A parallel branch and bound algorithm for test generation","volume":"9","author":"Patil","year":"1990","journal-title":"IEEE Trans. Comput.-Aided Design"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016781919390047O?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016781919390047O?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T04:27:39Z","timestamp":1551068859000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016781919390047O"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,2]]},"references-count":13,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1993,2]]}},"alternative-id":["016781919390047O"],"URL":"https:\/\/doi.org\/10.1016\/0167-8191(93)90047-o","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[1993,2]]}}}