{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:37Z","timestamp":1757626237137,"version":"3.44.0"},"reference-count":22,"publisher":"Elsevier BV","issue":"7","license":[{"start":{"date-parts":[[1993,7,1]],"date-time":"1993-07-01T00:00:00Z","timestamp":741484800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1993,7,1]],"date-time":"1993-07-01T00:00:00Z","timestamp":741484800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007273","name":"Comisi\u00f3n Interministerial de Ciencia y Tecnolog\u00eda","doi-asserted-by":"publisher","award":["TIC92-0942-C03"],"award-info":[{"award-number":["TIC92-0942-C03"]}],"id":[{"id":"10.13039\/501100007273","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010801","name":"Xunta de Galicia","doi-asserted-by":"publisher","award":["XUGA-20601A91"],"award-info":[{"award-number":["XUGA-20601A91"]}],"id":[{"id":"10.13039\/501100010801","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[1993,7]]},"DOI":"10.1016\/0167-8191(93)90061-o","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:52:02Z","timestamp":1062597122000},"page":"729-744","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":21,"title":["Design of a pipelined radix 4 CORDIC processor"],"prefix":"10.1016","volume":"19","author":[{"given":"J.D","family":"Bruguera","sequence":"first","affiliation":[]},{"given":"E","family":"Antelo","sequence":"additional","affiliation":[]},{"given":"E.L","family":"Zapata","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-8191(93)90061-O_BIB1","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1109\/MC.1982.1653828","article-title":"Highly concurrent computing structures for matrix arithmetic and signal processing","author":"Ahmed","year":"1982","journal-title":"IEEE Comput."},{"article-title":"Application specific array processor for fast orthogonal transforms (in Spanish)","year":"1992","author":"Arg\u00fcello","key":"10.1016\/0167-8191(93)90061-O_BIB2"},{"key":"10.1016\/0167-8191(93)90061-O_BIB3","unstructured":"F. Arg\u00fcello, J.D. Bruguera, R. Doallo, T. Lang and E.L. Zapata, CORDIC based application specific processor for orthogonal transforms (submitted for publication)."},{"key":"10.1016\/0167-8191(93)90061-O_BIB4","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","article-title":"Signed-digit number representations for fast parallel arithmetic","volume":"EC-10","author":"Avizienis","year":"1961","journal-title":"IRE Trans. Electron. Comput."},{"key":"10.1016\/0167-8191(93)90061-O_BIB5","doi-asserted-by":"crossref","first-page":"271","DOI":"10.1016\/0743-7315(88)90021-4","article-title":"CORDIC arithmetic for an SVD processor","volume":"5","author":"Cavallaro","year":"1988","journal-title":"J. Parallel and Distributed Comput."},{"key":"10.1016\/0167-8191(93)90061-O_BIB6","doi-asserted-by":"crossref","first-page":"380","DOI":"10.1147\/rd.164.0380","article-title":"Automatic computation of exponentials, logarithms, ratios and square roots","author":"Chen","year":"1972","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/0167-8191(93)90061-O_BIB7","first-page":"927","article-title":"VLSI implementation of rotations in pseudo Euclidean spaces","volume":"2","author":"Delosme","year":"1983"},{"issue":"6","key":"10.1016\/0167-8191(93)90061-O_BIB8","doi-asserted-by":"crossref","first-page":"725","DOI":"10.1109\/12.53594","article-title":"Redundant and on-line CORDIC: Application to matrix triangularization and SVD","volume":"C-39","author":"Ercegovac","year":"1990","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"10.1016\/0167-8191(93)90061-O_BIB9","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/TC.1980.1675529","article-title":"A CORDIC arithmetic processor chip","volume":"C-29","author":"Haviland","year":"1980","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-8191(93)90061-O_BIB10","first-page":"16","article-title":"CORDIC-based VLSI architecture for digital signal processing","volume":"7","author":"Hen","year":"1992","journal-title":"IEEE Signal Processing Mag."},{"key":"10.1016\/0167-8191(93)90061-O_BIB11","first-page":"1391","article-title":"Optimizing the CORDIC algorithm for processors with pipeline architecture","author":"K\u00f6nig","year":"1990"},{"key":"10.1016\/0167-8191(93)90061-O_BIB12","series-title":"Proc. 10th Symp. on Computer Arithmetic","first-page":"272","article-title":"Design and implementation of a floating-point quasi systolic general purpose CORDIC rotator for high-rate parallel data and signal processing","author":"de Lange","year":"1991"},{"key":"10.1016\/0167-8191(93)90061-O_BIB13","series-title":"Proc. 10th Symp. on Computer Arithmetic","first-page":"264","article-title":"SVD by constant-factor-redundant-CORDIC","author":"Lee","year":"1991"},{"key":"10.1016\/0167-8191(93)90061-O_BIB14","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1016\/0165-6074(90)90217-W","article-title":"A DSP processor with a powerful set of elementary arithmetic operations based on CORDIC and CCM algorithms","volume":"30","author":"Metafas","year":"1990","journal-title":"Microprocessing and Microprogramming"},{"issue":"1 & 2","key":"10.1016\/0167-8191(93)90061-O_BIB15","doi-asserted-by":"crossref","first-page":"121","DOI":"10.1007\/BF00927839","article-title":"Carry-save architectures for high-speed digital signal processing","volume":"3","author":"Noll","year":"1991","journal-title":"J. VLSI Signal Process."},{"issue":"11","key":"10.1016\/0167-8191(93)90061-O_BIB16","doi-asserted-by":"crossref","first-page":"1470","DOI":"10.1109\/12.8722","article-title":"Carry-free addition of recorded binary signed-digit Numbers","volume":"37","author":"Parhami","year":"1988","journal-title":"IEEE Trans. Comput."},{"issue":"9","key":"10.1016\/0167-8191(93)90061-O_BIB17","doi-asserted-by":"crossref","first-page":"989","DOI":"10.1109\/12.83660","article-title":"Redundant CORDIC methods with a constant scale factor for sine and cosine computation","volume":"40","author":"Takagi","year":"1991","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"10.1016\/0167-8191(93)90061-O_BIB18","doi-asserted-by":"crossref","first-page":"748","DOI":"10.1109\/4.102670","article-title":"A new carry-free division algorithm and its application to a single-chip 1024-b RSA processor","volume":"25","author":"Vandemeulebroecke","year":"1990","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"10.1016\/0167-8191(93)90061-O_BIB19","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1109\/TEC.1959.5222693","article-title":"The CORDIC trigonometric computing technique","volume":"EC-8","author":"Volder","year":"1959","journal-title":"IRE Trans. Electronic Comput."},{"key":"10.1016\/0167-8191(93)90061-O_BIB20","series-title":"Proc. Spring Joint Computers Conf.","first-page":"379","article-title":"A unified algorithm for elementary functions","author":"Walther","year":"1971"},{"issue":"10","key":"10.1016\/0167-8191(93)90061-O_BIB21","doi-asserted-by":"crossref","first-page":"1360","DOI":"10.1109\/31.44351","article-title":"A 50-MHz CMOS geometrical mapping processor","volume":"36","author":"Yoshimura","year":"1989","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"1","key":"10.1016\/0167-8191(93)90061-O_BIB22","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/71.113082","article-title":"A VLSI constant geometry architecture for the Fast Hartley and Fourier Transform","volume":"3","author":"Zapata","year":"1992","journal-title":"IEEE Trans. Parallel Distributed Syst."}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016781919390061O?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016781919390061O?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:27:18Z","timestamp":1757453238000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016781919390061O"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,7]]},"references-count":22,"journal-issue":{"issue":"7","published-print":{"date-parts":[[1993,7]]}},"alternative-id":["016781919390061O"],"URL":"https:\/\/doi.org\/10.1016\/0167-8191(93)90061-o","relation":{},"ISSN":["0167-8191"],"issn-type":[{"type":"print","value":"0167-8191"}],"subject":[],"published":{"date-parts":[[1993,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Design of a pipelined radix 4 CORDIC processor","name":"articletitle","label":"Article Title"},{"value":"Parallel Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-8191(93)90061-O","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1993 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}