{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T23:28:57Z","timestamp":1649028537919},"reference-count":22,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[1996,9,1]],"date-time":"1996-09-01T00:00:00Z","timestamp":841536000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Parallel Computing"],"published-print":{"date-parts":[[1996,9]]},"DOI":"10.1016\/0167-8191(96)00025-7","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T11:29:43Z","timestamp":1027596583000},"page":"869-893","source":"Crossref","is-referenced-by-count":0,"title":["Characterising and modelling shared memory accesses in multiprocessor programs"],"prefix":"10.1016","volume":"22","author":[{"given":"Mats","family":"Brorsson","sequence":"first","affiliation":[]},{"given":"Per","family":"Stenstr\u00f6m","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-8191(96)00025-7_BIB1","series-title":"Proc. 15th Ann. Internat. Symp. on Computer Architecture","first-page":"280","article-title":"An evaluation of directory schemes for cache coherence","author":"Agarwal","year":"1988"},{"issue":"1","key":"10.1016\/0167-8191(96)00025-7_BIB2","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/12.75137","article-title":"Partitioning problems in parallel, pipelined, and distributed computing","volume":"37","author":"Bokhari","year":"1988","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-8191(96)00025-7_BIB3","author":"Boyle","year":"1987"},{"key":"10.1016\/0167-8191(96)00025-7_BIB4","series-title":"Proc. 26th Ann. Simulation Symp.","first-page":"41","article-title":"The CacheMire test bench \u2014 a flexible and effective approach for simulation of multiprocessors","author":"Brorsson","year":"1993"},{"key":"10.1016\/0167-8191(96)00025-7_BIB5","series-title":"Proc. 1992 Internat. Conf. on Parallel and Distributed Systems","first-page":"528","article-title":"Visualising sharing behaviour in relation to shared memory management","author":"Brorsson","year":"1992"},{"key":"10.1016\/0167-8191(96)00025-7_BIB6","series-title":"Proc. 7th Internat. Conf. on Parallel and Distributed Computing Systems","first-page":"802","article-title":"Modelling accesses to stationary data in a shared memory multiprocessor","author":"Brorsson","year":"1994"},{"key":"10.1016\/0167-8191(96)00025-7_BIB7","series-title":"Proc. 6th IEEE Symp. on Parallel and Distributed Processing","first-page":"612","article-title":"Modelling accesses to migratory and producer-consumer characterised data in a shared-memory multiprocessor","author":"Brorsson","year":"1994"},{"issue":"5","key":"10.1016\/0167-8191(96)00025-7_BIB8","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1145\/121133.121159","article-title":"Implementation and performance of Munin","volume":"25","author":"Carter","year":"1991","journal-title":"Operating Systems Review"},{"issue":"12","key":"10.1016\/0167-8191(96)00025-7_BIB9","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/TC.1978.1675013","article-title":"A new solution to coherence problems in multicache systems","volume":"27","author":"Censier","year":"1978","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-8191(96)00025-7_BIB10","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/2.55500","article-title":"Directory-based cache coherence in large-scale multiprocessors","author":"Chaiken","year":"1990","journal-title":"IEEE Comput."},{"key":"10.1016\/0167-8191(96)00025-7_BIB11","series-title":"Proc. 6th SIAM Conf. on Parallel Processing for Scientific Computing","first-page":"330","article-title":"A ring-oriented approach for block matrix factorizations on shared and distributed memory architectures","author":"Dackland","year":"1993"},{"issue":"1","key":"10.1016\/0167-8191(96)00025-7_BIB12","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1016\/0167-8191(88)90094-4","article-title":"A single-program-multiple-data computational model for EPEX\/FORTRAN","volume":"7","author":"Darema","year":"1988","journal-title":"Parallel Computing"},{"issue":"1","key":"10.1016\/0167-8191(96)00025-7_BIB13","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/77626.79170","article-title":"A set of level 3 basic linear algebra subprograms","volume":"16","author":"Dongarra","year":"1990","journal-title":"ACM Trans. Math. Software"},{"key":"10.1016\/0167-8191(96)00025-7_BIB14","unstructured":"M. Dubois and J.-C. Wang, Shared data contention in a cache coherence protocol, in: Proc. 1988 Internat. Conf. on Parallel Processing, pp. 146\u2013155."},{"key":"10.1016\/0167-8191(96)00025-7_BIB15","series-title":"Proc. 18th Ann. Internat. Symp. on Computer Architecture","first-page":"254","article-title":"Comparative evaluation of latency reducing and tolerating techniques","author":"Gupta","year":"1991"},{"issue":"7","key":"10.1016\/0167-8191(96)00025-7_BIB16","doi-asserted-by":"crossref","first-page":"794","DOI":"10.1109\/12.256449","article-title":"Cache invalidation patterns in shared-memory multiprocessors","volume":"41","author":"Gupta","year":"1992","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-8191(96)00025-7_BIB17","series-title":"Proc. 4th Internat. Conf. on Architectural Support for Programming Languages and Operating Systems","first-page":"63","article-title":"The cache performance and optimizations of blocked algorithms","author":"Lam","year":"1991"},{"issue":"6","key":"10.1016\/0167-8191(96)00025-7_BIB18","doi-asserted-by":"crossref","first-page":"686","DOI":"10.1109\/71.180624","article-title":"Evaluation of NUMA memory management through modeling and measurements","volume":"3","author":"LaRowe","year":"1992","journal-title":"IEEE Trans. Parallel Distributed Systems"},{"key":"10.1016\/0167-8191(96)00025-7_BIB19_1","article-title":"Benchmark MAD kernels: An experimental testbed to study multiprocessor memory system behaviors","author":"Nanda","year":"1992","journal-title":"Tech. Rept., Dept. of Computer Science, Michigan State University, MSU-CPS-ACS-49"},{"key":"10.1016\/0167-8191(96)00025-7_BIB19_2","series-title":"Proc. 1992 Internat. Conf. on Parallel Computing","author":"Nanda","year":"1992"},{"issue":"1","key":"10.1016\/0167-8191(96)00025-7_BIB20","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/130823.130824","article-title":"SPLASH: Stanford parallel applications for shared-memory","volume":"20","author":"Singh","year":"1992","journal-title":"Comput. Architecture News"},{"key":"10.1016\/0167-8191(96)00025-7_BIB21","doi-asserted-by":"crossref","unstructured":"P. Stenstr\u00f6m, M. Brorsson and L. Sandberg, An adaptive cache coherence protocol optimized for migratory sharing, in: Proc. 20th Ann. Internat. Symp. on Computer Architecture, San Diego, CA, pp. 109\u2013118.","DOI":"10.1145\/173682.165147"}],"container-title":["Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167819196000257?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167819196000257?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,10]],"date-time":"2020-01-10T06:13:04Z","timestamp":1578636784000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167819196000257"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,9]]},"references-count":22,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1996,9]]}},"alternative-id":["0167819196000257"],"URL":"https:\/\/doi.org\/10.1016\/0167-8191(96)00025-7","relation":{},"ISSN":["0167-8191"],"issn-type":[{"value":"0167-8191","type":"print"}],"subject":[],"published":{"date-parts":[[1996,9]]}}}