{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:47:34Z","timestamp":1763466454246,"version":"3.44.0"},"reference-count":18,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1983,4,1]],"date-time":"1983-04-01T00:00:00Z","timestamp":418003200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1983,4,1]],"date-time":"1983-04-01T00:00:00Z","timestamp":418003200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1983,4]]},"DOI":"10.1016\/0167-9260(83)90006-8","type":"journal-article","created":{"date-parts":[[2004,9,8]],"date-time":"2004-09-08T14:41:18Z","timestamp":1094654478000},"page":"53-69","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"title":["lambda, an integrated master-slice LSI CAD system"],"prefix":"10.1016","volume":"1","author":[{"given":"S.","family":"Goto","sequence":"first","affiliation":[]},{"given":"T.","family":"Matsuda","sequence":"additional","affiliation":[]},{"given":"K.","family":"Takamizawa","sequence":"additional","affiliation":[]},{"given":"T.","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"H.","family":"Mizumura","sequence":"additional","affiliation":[]},{"given":"H.","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"F.","family":"Kitajima","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(83)90006-8_BIB1","first-page":"203","article-title":"A master-slice approach to low energy high speed LSIs","volume":"80","author":"Yano","year":"1980","journal-title":"ICCC"},{"key":"10.1016\/0167-9260(83)90006-8_BIB2","first-page":"669","article-title":"IBM System\/370 bipolar gate array micro-processor chip","volume":"80","author":"Davis","year":"1980","journal-title":"ICCC"},{"key":"10.1016\/0167-9260(83)90006-8_BIB3","series-title":"Proc. 13th Design Automation Conf.","first-page":"245","article-title":"Placement and routing program for master-slice LSI's","author":"Kamikawai","year":"1976"},{"key":"10.1016\/0167-9260(83)90006-8_BIB4","series-title":"Proc. 14th Design Automation Conf.","first-page":"291","article-title":"The chip layout problem: A placement procedure for LSI","author":"Khokhani","year":"1977"},{"key":"10.1016\/0167-9260(83)90006-8_BIB5","series-title":"Proc. 14th Design Automation Conf.","first-page":"298","article-title":"The chip layout problem: An automatic wiring procedure","author":"Chen","year":"1977"},{"issue":"5","key":"10.1016\/0167-9260(83)90006-8_BIB6","first-page":"716","article-title":"An automatic layout system for master-slice LSI: MARC","volume":"SC-13","author":"Ueda","year":"1978","journal-title":"IEEE Trans. on SCC"},{"key":"10.1016\/0167-9260(83)90006-8_BIB7","first-page":"470","article-title":"Automatic layout algorithm for master-slice LSI","author":"Yoshizawa","year":"1979","journal-title":"ISCAS"},{"key":"10.1016\/0167-9260(83)90006-8_BIB8","series-title":"Proc. 13th Design Automation Conf.","first-page":"214","article-title":"Some experimental results on placement techniques","author":"Hanan","year":"1976"},{"issue":"1","key":"10.1016\/0167-9260(83)90006-8_BIB9","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/TCS.1981.1084903","article-title":"An efficient algorithm for the two-dimensional placement problem in circuit layout","volume":"CAS-28","author":"Goto","year":"1980","journal-title":"IEEE Trans. Circuits and Systems"},{"key":"10.1016\/0167-9260(83)90006-8_BIB10","first-page":"1475","article-title":"A computer program for optional routing of printed circuit connectors","author":"Mikami","year":"1965"},{"key":"10.1016\/0167-9260(83)90006-8_BIB11","doi-asserted-by":"crossref","first-page":"907","DOI":"10.1109\/T-C.1974.224054","article-title":"The Lee connection algorithm","volume":"C-23","author":"Rubin","year":"1974","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(83)90006-8_BIB12","doi-asserted-by":"crossref","first-page":"752","DOI":"10.1109\/TCS.1976.1084155","article-title":"Sparse matrix techniques for the shortest path problem","volume":"CAS-23","author":"Goto","year":"1976","journal-title":"IEEE Trans. CAS"},{"key":"10.1016\/0167-9260(83)90006-8_BIB13","series-title":"Proc. 16th Design Automation Conf.","first-page":"481","article-title":"Global router","author":"Soukup","year":"1979"},{"key":"10.1016\/0167-9260(83)90006-8_BIB14","series-title":"Proc. Symp. on Graph Theory and Applications at Tohoku University","first-page":"257","article-title":"The two disjoint path problem and wire routing design","volume":"108","author":"Ohtsuki","year":"1980"},{"key":"10.1016\/0167-9260(83)90006-8_BIB15","series-title":"Proc. 13th Design Automation Conf.","first-page":"336","article-title":"Correction and wiring check system for master-slice LSI","author":"Ikemoto","year":"1976"},{"key":"10.1016\/0167-9260(83)90006-8_BIB16","series-title":"Proc. Internat. Conf. on Interactive Techniques in Computer Aided Design","first-page":"317","article-title":"Interactive graphic wiring","author":"Habra","year":"1978"},{"key":"10.1016\/0167-9260(83)90006-8_BIB17","series-title":"Proc. 16th Design Automation Conf.","first-page":"81","article-title":"Unified shapes checker - A checking tool for LSI","author":"McCaw","year":"1979"},{"key":"10.1016\/0167-9260(83)90006-8_BIB18","first-page":"754","article-title":"BRAIN: An advanced interactive layout design system for printed wiring boards","volume":"80","author":"Mori","year":"1980","journal-title":"ICCC"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926083900068?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926083900068?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:38:07Z","timestamp":1757453887000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926083900068"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1983,4]]},"references-count":18,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1983,4]]}},"alternative-id":["0167926083900068"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(83)90006-8","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1983,4]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"lambda, an integrated master-slice LSI CAD system","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(83)90006-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1983 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}