{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:41Z","timestamp":1757626241314,"version":"3.44.0"},"reference-count":11,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1984,6,1]],"date-time":"1984-06-01T00:00:00Z","timestamp":454896000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1984,6,1]],"date-time":"1984-06-01T00:00:00Z","timestamp":454896000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1984,6]]},"DOI":"10.1016\/0167-9260(84)90017-8","type":"journal-article","created":{"date-parts":[[2004,5,8]],"date-time":"2004-05-08T07:36:16Z","timestamp":1084001776000},"page":"121-132","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"title":["An heuristic SPICE2-based approach for 2D IIL device simulation"],"prefix":"10.1016","volume":"2","author":[{"given":"L.","family":"Silvestri","sequence":"first","affiliation":[]},{"given":"S.","family":"Garue","sequence":"additional","affiliation":[]},{"given":"M.","family":"Marchente","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/0167-9260(84)90017-8_BIB1","doi-asserted-by":"crossref","first-page":"27","DOI":"10.7567\/JJAPS.21S1.27","article-title":"A high speed IIL process structure for VLSI","volume":"21","author":"Hirao","year":"1982","journal-title":"Japanese J. Appl. Physics"},{"key":"10.1016\/0167-9260(84)90017-8_BIB2","first-page":"199","article-title":"Scaling IIL for VLSI","volume":"SC-12","author":"Evans","year":"1977","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0167-9260(84)90017-8_BIB3","article-title":"Computer aided design of VLSI circuits","volume":"69","author":"Newton","year":"1981"},{"article-title":"SPICE2: A computer program to simulate semiconductor circuits","year":"1975","author":"Nagel","key":"10.1016\/0167-9260(84)90017-8_BIB4"},{"key":"10.1016\/0167-9260(84)90017-8_BIB5","unstructured":"Smith, K.F. et al., SPICE circuit simulation of IIL using geometrical description, Rept. CH1511-5\/80\/0000-0562 IEEE."},{"key":"10.1016\/0167-9260(84)90017-8_BIB6","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1109\/JSSC.1975.1050623","article-title":"Computer aided design and modeling and design procedures for current hogging logic (CHL","volume":"SC-10","author":"Wieder","year":"1975","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"10.1016\/0167-9260(84)90017-8_BIB7","article-title":"Quasi three-dimensional approach to transient analysis of IIL devices","volume":"21","author":"Hanihara","year":"1982","journal-title":"Japanese J. of Appl. Physics"},{"issue":"3","key":"10.1016\/0167-9260(84)90017-8_BIB8","doi-asserted-by":"crossref","DOI":"10.1109\/T-ED.1982.20718","article-title":"Efficient DC and AC analysis of IIL devices based on quasi three-dimensional models","volume":"ED-29","author":"Hanihara","year":"1982","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0167-9260(84)90017-8_BIB9","doi-asserted-by":"crossref","first-page":"639","DOI":"10.1016\/0038-1101(76)90063-0","article-title":"An evaluation of injection modeling","volume":"19","author":"Jaeger","year":"1976","journal-title":"Solid State Electron."},{"key":"10.1016\/0167-9260(84)90017-8_BIB10","doi-asserted-by":"crossref","first-page":"218","DOI":"10.1109\/JSSC.1974.1050506","article-title":"The injection model\u2014A structure oriented model for merged transistor logic (MTL","volume":"SC-9","author":"Berger","year":"1974","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0167-9260(84)90017-8_BIB11","doi-asserted-by":"crossref","first-page":"641","DOI":"10.1016\/0038-1101(77)90105-8","article-title":"The effect of the base resistance of the vertical npn transistor in IIL structures","volume":"20","author":"Kirshner","year":"1977","journal-title":"Solid State Electron"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926084900178?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926084900178?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:54Z","timestamp":1757453874000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926084900178"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1984,6]]},"references-count":11,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1984,6]]}},"alternative-id":["0167926084900178"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(84)90017-8","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1984,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"An heuristic SPICE2-based approach for 2D IIL device simulation","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(84)90017-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1984 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}