{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:54Z","timestamp":1757626254277,"version":"3.44.0"},"reference-count":15,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1985,1,1]],"date-time":"1985-01-01T00:00:00Z","timestamp":473385600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1985,1,1]],"date-time":"1985-01-01T00:00:00Z","timestamp":473385600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1985]]},"DOI":"10.1016\/0167-9260(85)90027-6","type":"journal-article","created":{"date-parts":[[2004,5,8]],"date-time":"2004-05-08T07:36:16Z","timestamp":1084001776000},"page":"93-112","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":7,"title":["Automatic design rule adaptation of leaf cell layouts"],"prefix":"10.1016","volume":"3","author":[{"given":"Werner","family":"Schiele","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(85)90027-6_BIB1","series-title":"CAD fur VLSI","article-title":"Layout-Generierung von Transistor-Strukturen","author":"Knauer","year":"1982"},{"key":"10.1016\/0167-9260(85)90027-6_BIB2","series-title":"Proc. 14th Design Automation Conference","first-page":"303","article-title":"Fast algorithms for LSI artwork analysis","author":"Baird","year":"1977"},{"key":"10.1016\/0167-9260(85)90027-6_BIB3","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1016\/0010-4485(80)90211-0","article-title":"The polygon package","volume":"12","author":"Barton","year":"1980","journal-title":"Computer-Aided Design"},{"key":"10.1016\/0167-9260(85)90027-6_BIB4","article-title":"Entwurfsregelanpassung der Maskengeometrie Integrierter Schaltungen","volume":"9","author":"Schiele","year":"1984"},{"article-title":"Symbolic layout and compaction of integrated circuits","year":"1979","author":"Hsueh","key":"10.1016\/0167-9260(85)90027-6_BIB5"},{"article-title":"Layout rule spacing of symbolic integrated circuit artwork","year":"1982","author":"Bales","key":"10.1016\/0167-9260(85)90027-6_BIB6"},{"key":"10.1016\/0167-9260(85)90027-6_BIB7","first-page":"62","article-title":"An algorithm to compact a VLSI symbolic layout with mixed constraints","volume":"2","author":"Liao","year":"1983","journal-title":"IEEE Trans. CAD\/ICAS"},{"key":"10.1016\/0167-9260(85)90027-6_BIB8","series-title":"Proc. 6th ECCTD","first-page":"263","article-title":"On a longest path algorithm and its complexity if applied to the layout compaction problem","author":"Schiele","year":"1983"},{"key":"10.1016\/0167-9260(85)90027-6_BIB9","series-title":"Proc. 20th Design Automation Conference","first-page":"113","article-title":"Graph-optimization techniques for IC layout and compaction","author":"Kedem","year":"1983"},{"key":"10.1016\/0167-9260(85)90027-6_BIB10","series-title":"Proc. IEEE Circuits and Systems Symposium","first-page":"1018","article-title":"Compaction of hierarchical cells with minimum and maximum constraints","author":"van der Woude","year":"1984"},{"key":"10.1016\/0167-9260(85)90027-6_BIB11","series-title":"Proceedings of the Internat. Symposium","first-page":"85","article-title":"All shortest routes from a fixed origin in a graph, Theorie des Graphes","author":"Dantzig","year":"1966"},{"key":"10.1016\/0167-9260(85)90027-6_BIB12","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1007\/BF01386390","article-title":"A note on two problems in connexion with graphs","volume":"1","author":"Dijkstra","year":"1959","journal-title":"Numer. Math."},{"key":"10.1016\/0167-9260(85)90027-6_BIB13","first-page":"271","article-title":"Automatic variable-width routing for VLSI","volume":"2","author":"Rothermel","year":"1983","journal-title":"IEEE Trans. CAD\/ICAS"},{"year":"1980","series-title":"Introduction to VLSI Systems","author":"Mead","key":"10.1016\/0167-9260(85)90027-6_BIB14"},{"key":"10.1016\/0167-9260(85)90027-6_BIB15","series-title":"Proc. 19th Design Automation Conference","first-page":"530","article-title":"Lyra: a new approach to geometric layout rule checking","author":"Arnold","year":"1982"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926085900276?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926085900276?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:38:05Z","timestamp":1757453885000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926085900276"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985]]},"references-count":15,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1985]]}},"alternative-id":["0167926085900276"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(85)90027-6","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1985]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Automatic design rule adaptation of leaf cell layouts","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(85)90027-6","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1985 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}