{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:45Z","timestamp":1757626245156,"version":"3.44.0"},"reference-count":14,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1986,9,1]],"date-time":"1986-09-01T00:00:00Z","timestamp":525916800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1986,9,1]],"date-time":"1986-09-01T00:00:00Z","timestamp":525916800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1986,9]]},"DOI":"10.1016\/0167-9260(86)90003-9","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T08:30:48Z","timestamp":1083141048000},"page":"239-262","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"title":["Fast execution for circuit consistency verification"],"prefix":"10.1016","volume":"4","author":[{"given":"L.G.","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.Y.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.F.","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.T.","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(86)90003-9_BIB1","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1002\/jgt.3190010410","article-title":"The graph isomorphism disease","volume":"1","author":"Read","year":"1977","journal-title":"J. Graph Theory"},{"key":"10.1016\/0167-9260(86)90003-9_BIB2","series-title":"Proc. IEEE COMPCON","first-page":"132","article-title":"Computer verification of large scale integrated circuits masks","author":"Crawford","year":"1978"},{"key":"10.1016\/0167-9260(86)90003-9_BIB3","series-title":"Internat. Symp. Circuits and Systems","first-page":"669","article-title":"An interconnection check algorithm for mask pattern","author":"Kishimoto","year":"1979"},{"key":"10.1016\/0167-9260(86)90003-9_BIB4","series-title":"Proc. ICCAD","first-page":"172","article-title":"Validating VLSI circuit layout by wirelist comparison","author":"Ebeling","year":"1983"},{"issue":"2","key":"10.1016\/0167-9260(86)90003-9_BIB5","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1109\/TCAD.1984.1270067","article-title":"A network comparison algorithm for layout verification of integrated circuits","volume":"CAD-3","author":"Barke","year":"1984","journal-title":"IEEE Trans. CAD"},{"issue":"2","key":"10.1016\/0167-9260(86)90003-9_BIB6","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/TCAD.1983.1270023","article-title":"A new automatic logic interconnection verification system for VLSI design","volume":"CAD-2","author":"Watanabe","year":"1983","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/0167-9260(86)90003-9_BIB7","series-title":"Proc. ICCAD","first-page":"170","article-title":"WOMBAT: A new netlist comparison program","author":"Spickelmier","year":"1983"},{"key":"10.1016\/0167-9260(86)90003-9_BIB8","series-title":"Internat. Symp. Circuits and Systems","first-page":"641","article-title":"A fast algorithm for testing graph isomorphism","author":"Kubo","year":"1979"},{"key":"10.1016\/0167-9260(86)90003-9_BIB9","series-title":"18th Design Automation Conference","first-page":"684","article-title":"Circuit recognition and verification based on layout information","author":"Ablasser","year":"1981"},{"key":"10.1016\/0167-9260(86)90003-9_BIB10","series-title":"17th Design Automation Conference","first-page":"270","article-title":"A hierarchical approach for layout versus circuit consistency check","author":"Chao","year":"1980"},{"key":"10.1016\/0167-9260(86)90003-9_BIB11","series-title":"Proc. Internat. Symp. Circuits and Systems","first-page":"451","article-title":"A new comparison algorithm for verifying logic interconnection of VLSI","author":"Chen","year":"1985"},{"key":"10.1016\/0167-9260(86)90003-9_BIB12","series-title":"Proc. ICCAD","first-page":"168","article-title":"Topology reduction for CMOS and dynamic NMOS VLSI circuits","author":"Burroughs","year":"1983"},{"key":"10.1016\/0167-9260(86)90003-9_BIB13","series-title":"Proc. ICCAD","first-page":"143","article-title":"A logic function extraction algorithm for MOS VLSI","author":"Kishimoto","year":"1983"},{"key":"10.1016\/0167-9260(86)90003-9_BIB14","series-title":"Proc. Internat. EDMS","first-page":"277","article-title":"Logic synthesis for CMOS and NMOS VLSI circuits","author":"Chen","year":"1984"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926086900039?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926086900039?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:56Z","timestamp":1757453876000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926086900039"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,9]]},"references-count":14,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1986,9]]}},"alternative-id":["0167926086900039"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(86)90003-9","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1986,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Fast execution for circuit consistency verification","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(86)90003-9","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1986 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}