{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:08:34Z","timestamp":1759147714763,"version":"3.44.0"},"reference-count":10,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1987,6,1]],"date-time":"1987-06-01T00:00:00Z","timestamp":549504000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1987,6,1]],"date-time":"1987-06-01T00:00:00Z","timestamp":549504000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1987,6]]},"DOI":"10.1016\/0167-9260(87)90002-2","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T08:30:48Z","timestamp":1083141048000},"page":"103-122","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":7,"title":["Combinational static CMOS networks"],"prefix":"10.1016","volume":"5","author":[{"given":"J.A.","family":"Brzozowski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Yoeli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/0167-9260(87)90002-2_BIB1","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1109\/TC.1984.1676408","article-title":"A switch-level model and simulator for MOS digital systems","volume":"C-33","author":"Bryant","year":"1984","journal-title":"IEEE Trans. Computers"},{"year":"1976","series-title":"Digital Networks","author":"Brzozowski","key":"10.1016\/0167-9260(87)90002-2_BIB2"},{"issue":"3","key":"10.1016\/0167-9260(87)90002-2_BIB3","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/TC.1979.1675317","article-title":"On a ternary model of gate networks","volume":"C-28","author":"Brzozowski","year":"1979","journal-title":"IEEE Trans. Computers"},{"year":"1958","series-title":"Switching Circuits and Logical Design","author":"Caldwell","key":"10.1016\/0167-9260(87)90002-2_BIB4"},{"key":"10.1016\/0167-9260(87)90002-2_BIB5","first-page":"1140","article-title":"A unified switching theory with applications to VLSI design","volume":"70","author":"Hayes","year":"1982"},{"year":"1986","series-title":"Introduction to nMOS and CMOS VLSI Systems Design","author":"Mukherjee","key":"10.1016\/0167-9260(87)90002-2_BIB6"},{"year":"1982","series-title":"VLSI System Design","author":"Muroga","key":"10.1016\/0167-9260(87)90002-2_BIB7"},{"year":"1985","series-title":"Principles of CMOS VLSI Design","author":"Weste","key":"10.1016\/0167-9260(87)90002-2_BIB8"},{"article-title":"A mathematical model of digital CMOS networks","year":"1984","author":"Yoeli","key":"10.1016\/0167-9260(87)90002-2_BIB9"},{"key":"10.1016\/0167-9260(87)90002-2_BIB10","series-title":"1985 Canadian Conference on VLSI","first-page":"117","article-title":"A mathematical model of digital CMOS networks","author":"Yoeli","year":"1985"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926087900022?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926087900022?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:53Z","timestamp":1757453873000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926087900022"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,6]]},"references-count":10,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1987,6]]}},"alternative-id":["0167926087900022"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(87)90002-2","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1987,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Combinational static CMOS networks","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(87)90002-2","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1987 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}