{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:32:14Z","timestamp":1757626334003,"version":"3.44.0"},"reference-count":12,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1988,5,1]],"date-time":"1988-05-01T00:00:00Z","timestamp":578448000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1988,5,1]],"date-time":"1988-05-01T00:00:00Z","timestamp":578448000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1988,5]]},"DOI":"10.1016\/0167-9260(88)90019-3","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"83-99","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"title":["VLSI layout of binary tree structures"],"prefix":"10.1016","volume":"6","author":[{"given":"P.","family":"Chuavalee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.N.","family":"Bhuyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(88)90019-3_BIB1","series-title":"Proc. 1984 Internat. Confer. Parallel Processing","first-page":"147","article-title":"A communication algorithm for a wafer scale integrated multiprocessor","author":"Abraham","year":"1984"},{"key":"10.1016\/0167-9260(88)90019-3_BIB2","first-page":"95","article-title":"Issue in the implementation of fault-tolerance VLSI and wafer scale integrated systems","author":"Mangir","year":"1984"},{"key":"10.1016\/0167-9260(88)90019-3_BIB3","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1109\/TC.1981.1675772","article-title":"The Binary Tree as an Interconnection Network: Applications to Multiprocessor Systems and VLSI","volume":"C-30","author":"Horowitz","year":"1981","journal-title":"IEEE Trans. Comput."},{"year":"1980","series-title":"Introduction to VLSI Systems","author":"Mead","key":"10.1016\/0167-9260(88)90019-3_BIB4"},{"key":"10.1016\/0167-9260(88)90019-3_BIB5","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/MC.1982.1653826","article-title":"Introduction to he configurable highly parallel computer","author":"Snyder","year":"1982","journal-title":"IEEE Comp."},{"article-title":"A complexity theory for VLSI","year":"1980","author":"Thompson","key":"10.1016\/0167-9260(88)90019-3_BIB6"},{"key":"10.1016\/0167-9260(88)90019-3_BIB7","series-title":"VLSI Architecture","article-title":"X-Tree and Y-Components","author":"Sequin","year":"1983"},{"key":"10.1016\/0167-9260(88)90019-3_BIB8","first-page":"144","article-title":"X-TREE: a tree structured multi-processor computer architecture","author":"Despain","year":"1978"},{"key":"10.1016\/0167-9260(88)90019-3_BIB9","first-page":"194","article-title":"Communication in X-TREE, a modular multiprocessor system","volume":"Vol. 1 of 2","author":"Sequin","year":"1978"},{"key":"10.1016\/0167-9260(88)90019-3_BIB10","first-page":"90","article-title":"Design Considerations for the VLSI processor of X-TREE","author":"Patterson","year":"1979"},{"key":"10.1016\/0167-9260(88)90019-3_BIB11","doi-asserted-by":"crossref","first-page":"923","DOI":"10.1109\/TC.1981.1675731","article-title":"Hypertree: a multiprocessor interconnection topology","volume":"C-30","author":"Goodman","year":"1981","journal-title":"IEEE Trans. Comput."},{"year":"1982","series-title":"Fundamentals of Data Structures","author":"Horowitz","key":"10.1016\/0167-9260(88)90019-3_BIB12"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926088900193?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926088900193?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:36:57Z","timestamp":1757453817000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926088900193"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,5]]},"references-count":12,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1988,5]]}},"alternative-id":["0167926088900193"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(88)90019-3","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1988,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"VLSI layout of binary tree structures","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(88)90019-3","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1988 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}