{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:32:11Z","timestamp":1757626331587,"version":"3.44.0"},"reference-count":7,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1988,5,1]],"date-time":"1988-05-01T00:00:00Z","timestamp":578448000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1988,5,1]],"date-time":"1988-05-01T00:00:00Z","timestamp":578448000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1988,5]]},"DOI":"10.1016\/0167-9260(88)90020-x","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"101-110","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"title":["A 16-bit specialized processor design"],"prefix":"10.1016","volume":"6","author":[{"given":"Toufic","family":"Ezzedine","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Veronique","family":"Tempier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georges","family":"Sagnes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(88)90020-X_BIB1","unstructured":"Prunet, F., J.M. Dumas, P.M. Grojean, P. Leroy, Production et Implantation Assit\u00e9e de Syst\u00e8mes de Commande (PIASTRE), MICAD 82."},{"journal-title":"Automatisme no 61\/62","article-title":"Pour une repr\u00e9sentation normalis\u00e9e du cahier des charges d'un automatisme logique","year":"1977","key":"10.1016\/0167-9260(88)90020-X_BIB2"},{"key":"10.1016\/0167-9260(88)90020-X_BIB3","unstructured":"INTEL, MULTIBUS: Functional and electrical specifications."},{"key":"10.1016\/0167-9260(88)90020-X_BIB4","series-title":"Proc. Integrated Circuit Technology Confer.","article-title":"Hierarchical Description for Complex Control Parts Design","author":"Ezzedine","year":"1986"},{"issue":"3","key":"10.1016\/0167-9260(88)90020-X_BIB5","article-title":"MDS \u2014 the mimola design method","volume":"4","author":"Zimmermann","year":"1980","journal-title":"J. Digital Syst."},{"key":"10.1016\/0167-9260(88)90020-X_BIB6","series-title":"Proc. ISMM Internat. Symp. Mini and Microcomputers and their applications","article-title":"Design of Specific Processor for Real Time Control System","author":"Ezzedine","year":"1985"},{"key":"10.1016\/0167-9260(88)90020-X_BIB7","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.1986.1052525","article-title":"Delay-time evaluation in ED MOS logic LSI","author":"Auvergne","year":"1986","journal-title":"J. IEEE Solid-State Circ."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792608890020X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792608890020X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:36:55Z","timestamp":1757453815000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016792608890020X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,5]]},"references-count":7,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1988,5]]}},"alternative-id":["016792608890020X"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(88)90020-x","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1988,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A 16-bit specialized processor design","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(88)90020-X","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1988 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}