{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:51Z","timestamp":1757626251694,"version":"3.44.0"},"reference-count":19,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1989,9,1]],"date-time":"1989-09-01T00:00:00Z","timestamp":620611200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1989,9,1]],"date-time":"1989-09-01T00:00:00Z","timestamp":620611200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1989,9]]},"DOI":"10.1016\/0167-9260(89)90005-9","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"267-281","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":5,"title":["Selecting test methodologies for PLAs and random logic modules in VLSI circuits \u2014 an expert systems approach"],"prefix":"10.1016","volume":"7","author":[{"given":"Sudipta","family":"Bhawmik","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.K.","family":"Narang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Parimal Pal","family":"Chaudhuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(89)90005-9_BIB1","doi-asserted-by":"crossref","DOI":"10.1109\/MM.1983.291070","article-title":"LSI testing techniques","author":"Abadir","year":"1983","journal-title":"IEEE MICRO"},{"key":"10.1016\/0167-9260(89)90005-9_BIB2","doi-asserted-by":"crossref","first-page":"1054","DOI":"10.1109\/TC.1978.1674994","article-title":"When to use random testing","volume":"C-27","author":"Aggarwal","year":"1978","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(89)90005-9_BIB3","unstructured":"Bhawmik, S. and Parimal Pal Chaudhuri, Structured systems analysis methodology for distributed knowledge based systems design, paper submitted for 7th ICDCS-87, Berlin, West Germany."},{"key":"10.1016\/0167-9260(89)90005-9_BIB4","article-title":"A knowledge based system for designing testable VLSI chips","author":"Breuer","year":"1975","journal-title":"IEEE Des. Test of Comput."},{"key":"10.1016\/0167-9260(89)90005-9_BIB5","unstructured":"Breuer, M.A. and A.D. Friedman, Diagnosis & Reliable Design of Digital Systems (Computer Science Press Inc., Digital Systems Design Series)."},{"key":"10.1016\/0167-9260(89)90005-9_BIB6","series-title":"Proc. 22 Design Automation Conference","article-title":"A knowledge based system for selecting a test methodology for a PLA","author":"Breuer","year":"1985"},{"key":"10.1016\/0167-9260(89)90005-9_BIB7","article-title":"A hardware approach to self-testing of large PLAs","author":"Daehn","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(89)90005-9_BIB8","doi-asserted-by":"crossref","first-page":"823","DOI":"10.1109\/TC.1981.1675712","article-title":"A design of PLAs with universal test","volume":"C-30","author":"Fujiware","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(89)90005-9_BIB9","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1016\/0167-9260(83)90007-X","article-title":"A function independent self test for large PLAs","volume":"1","author":"Grassl","year":"1983","journal-title":"Integration"},{"key":"10.1016\/0167-9260(89)90005-9_BIB10","series-title":"CRC Technical Report 82-9","article-title":"Testing PLAs with multiple signature analysers","author":"Hassan","year":"1982"},{"key":"10.1016\/0167-9260(89)90005-9_BIB11","series-title":"Digest of Papers 10th International Symposium FTC","first-page":"131","article-title":"FITPLA: a PLA for functional independent testing","author":"Hong","year":"1980"},{"key":"10.1016\/0167-9260(89)90005-9_BIB12","series-title":"Digest of Papers International Test Conference","article-title":"Design for testability using Logic Programming","author":"Horstman","year":"1983"},{"key":"10.1016\/0167-9260(89)90005-9_BIB13","article-title":"Built in self test techniques","author":"McCluskey","year":"1985","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/0167-9260(89)90005-9_BIB14","series-title":"Tech. Report EE8517","article-title":"A built-in self-testing PLA design with extremely high fault coverage","author":"Saluja","year":"1985"},{"key":"10.1016\/0167-9260(89)90005-9_BIB15","doi-asserted-by":"crossref","first-page":"1038","DOI":"10.1109\/TC.1983.1676154","article-title":"An easily testable design of PLAs for multiple faults","volume":"C-32","author":"Saluja","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(89)90005-9_BIB16","doi-asserted-by":"crossref","DOI":"10.1109\/MDT.1985.294859","article-title":"Implementing a built-in-self-test PLA design","author":"Treuer","year":"1985","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/0167-9260(89)90005-9_BIB17","doi-asserted-by":"crossref","DOI":"10.1109\/MDT.1985.294863","article-title":"Test length in self-testing environment","author":"Williams","year":"1985","journal-title":"IEEE Des. Test Comput."},{"issue":"1","key":"10.1016\/0167-9260(89)90005-9_BIB18","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/TC.1982.1675879","article-title":"Design for testability \u2014 a survey","volume":"C-31","author":"Williams","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(89)90005-9_BIB19","series-title":"Digest of Papers 11th International Symposium FTC","first-page":"41","article-title":"Autonomously testable PLAs","author":"Yajima","year":"1981"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926089900059?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926089900059?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:36:58Z","timestamp":1757453818000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926089900059"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,9]]},"references-count":19,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1989,9]]}},"alternative-id":["0167926089900059"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(89)90005-9","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1989,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Selecting test methodologies for PLAs and random logic modules in VLSI circuits \u2014 an expert systems approach","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(89)90005-9","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1989 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}