{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:32:27Z","timestamp":1757626347067,"version":"3.44.0"},"reference-count":16,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1989,9,1]],"date-time":"1989-09-01T00:00:00Z","timestamp":620611200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1989,9,1]],"date-time":"1989-09-01T00:00:00Z","timestamp":620611200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1989,9]]},"DOI":"10.1016\/0167-9260(89)90006-0","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"283-302","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"title":["A hardware accelerator for hierarchical VLSI routing"],"prefix":"10.1016","volume":"7","author":[{"given":"C.P.","family":"RaviKumar","sequence":"first","affiliation":[]},{"given":"Sarma","family":"Sastry","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"year":"1974","series-title":"The Design and Analysis of Computer Algorithms","author":"Aho","key":"10.1016\/0167-9260(89)90006-0_BIB1"},{"key":"10.1016\/0167-9260(89)90006-0_BIB2","series-title":"Workshop for Pattern Analysis and Machine Intelligence","article-title":"Efficient image computations on VLSI architectures with reduced hardware","author":"Alnuweiri","year":"1987"},{"key":"10.1016\/0167-9260(89)90006-0_BIB3","series-title":"24th Annual Allerton Conference of Communications Control, and Comouting","article-title":"An efficient VLSI architecture with applications to geometric problems","author":"Alnuweiri","year":"1986"},{"key":"10.1016\/0167-9260(89)90006-0_BIB4","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MDT.1984.5005647","article-title":"Survey of hardware accelerators used in computer-aided design","author":"Blank","year":"1984","journal-title":"IEEE Des. Test"},{"issue":"4","key":"10.1016\/0167-9260(89)90006-0_BIB5","first-page":"393","article-title":"A hardware router","volume":"4","author":"Breuer","year":"1980","journal-title":"J. Digit. Syst."},{"key":"10.1016\/0167-9260(89)90006-0_BIB6","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1137\/0114025","article-title":"On Steiner's problem with rectilinear distance","volume":"14","author":"Hanan","year":"1966","journal-title":"SIAM J. App. Math."},{"key":"10.1016\/0167-9260(89)90006-0_BIB7","series-title":"Technical Report","article-title":"Wire routing machines \u2014 new tools for VLSI physical design","author":"Hong","year":"1982"},{"key":"10.1016\/0167-9260(89)90006-0_BIB8","series-title":"VLSI Circuit Layout: Theory and Design","first-page":"144","article-title":"A decomposition algorithm for circuit routing","author":"Hu","year":"1985"},{"year":"1985","series-title":"Computer Architecture and Parallel Processing","author":"Hwang","key":"10.1016\/0167-9260(89)90006-0_BIB9"},{"issue":"4","key":"10.1016\/0167-9260(89)90006-0_BIB10","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1109\/TCAD.1986.1270218","article-title":"A hardware maze router with applications to interactive rip-up and reroute","volume":"CAD-5","author":"Suzuki","year":"1986","journal-title":"IEEE Trans. Comput. Aided Des."},{"article-title":"Hardware accelerators for VLSI layout","year":"1987","author":"RaviKumar","key":"10.1016\/0167-9260(89)90006-0_BIB11"},{"key":"10.1016\/0167-9260(89)90006-0_BIB12","series-title":"25th Design Automation Conference","first-page":"121","article-title":"Parallel placement on reduced array architecture","author":"RaviKumar","year":"1988"},{"year":"1988","series-title":"Parallel circuit partitioning on reduced array architecture","author":"RaviKumar","key":"10.1016\/0167-9260(89)90006-0_BIB13"},{"key":"10.1016\/0167-9260(89)90006-0_BIB14","series-title":"International Conference on Parallel Processing","article-title":"Efficient signal processing on a reduced hardware vlsi array","author":"Sastry","year":"1987"},{"year":"1987","series-title":"High-Performance Computer Architecture","author":"Stone","key":"10.1016\/0167-9260(89)90006-0_BIB15"},{"key":"10.1016\/0167-9260(89)90006-0_BIB16","series-title":"Proc. ISCAS","first-page":"209","article-title":"A hardware engine architecture for interactive routing design","author":"Tachibana","year":"1985"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926089900060?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926089900060?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:36:59Z","timestamp":1757453819000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926089900060"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,9]]},"references-count":16,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1989,9]]}},"alternative-id":["0167926089900060"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(89)90006-0","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1989,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A hardware accelerator for hierarchical VLSI routing","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(89)90006-0","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1989 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}