{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:54Z","timestamp":1757626254202,"version":"3.44.0"},"reference-count":11,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1989,9,1]],"date-time":"1989-09-01T00:00:00Z","timestamp":620611200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1989,9,1]],"date-time":"1989-09-01T00:00:00Z","timestamp":620611200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1989,9]]},"DOI":"10.1016\/0167-9260(89)90007-2","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"303-324","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Test generation and fault detection for VLSI PPL circuits"],"prefix":"10.1016","volume":"7","author":[{"given":"Alaaeldin A.M.","family":"Amin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kent F.","family":"Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(89)90007-2_BIB1","series-title":"Proc. 12th International Symposium on Fault Tolerant Computing","first-page":"101","article-title":"The complexity of fault detection: an approach to design for testability","author":"Fujiwara","year":"1982"},{"issue":"6","key":"10.1016\/0167-9260(89)90007-2_BIB2","doi-asserted-by":"crossref","first-page":"555","DOI":"10.1109\/TC.1982.1676041","article-title":"The complexity for fault detection problems for combinational logic circuits","volume":"C-31","author":"Fujiwara","year":"1982","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"10.1016\/0167-9260(89)90007-2_BIB3","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1109\/T-C.1975.224205","article-title":"Polynomially complete fault detection problems","volume":"C-24","author":"Ibarra","year":"1975","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(89)90007-2_BIB4","series-title":"IEEE Test Conference","first-page":"22","article-title":"Application of shift register approach and its effective implementation","author":"Kawai","year":"1980"},{"key":"10.1016\/0167-9260(89)90007-2_BIB5","series-title":"IEEE Test Conference","first-page":"561","article-title":"Test generation for highly sequentiable scan-testable circuits through logic transformation","author":"Mercer","year":"1981"},{"key":"10.1016\/0167-9260(89)90007-2_BIB6","series-title":"Proc. International Conference on Computer Aided Design","first-page":"194","article-title":"Techniques for automatic layout of constrained PPL circuits","author":"Peterson","year":"1983"},{"key":"10.1016\/0167-9260(89)90007-2_BIB7","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1147\/rd.104.0278","article-title":"Diagnosis of automata failures: a calculus and a method","author":"Roth","year":"1966","journal-title":"IBM J. Res. and Develop."},{"issue":"2","key":"10.1016\/0167-9260(89)90007-2_BIB8","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.1982.1051747","article-title":"Structured logic design of integrated circuits using the storage\/logic arrays (SLA)","volume":"SC-17","author":"Smith","year":"1982","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0167-9260(89)90007-2_BIB9","series-title":"IEEE Test Conference","first-page":"153","article-title":"Incomplete scan path with an automatic test generation methodology","author":"Trischler","year":"1980"},{"year":"1985","series-title":"Tiler User's Guide","key":"10.1016\/0167-9260(89)90007-2_BIB10"},{"year":"1985","series-title":"PPL Design Examples \u2014 NMOS30 Version","key":"10.1016\/0167-9260(89)90007-2_BIB11"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926089900072?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926089900072?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:00Z","timestamp":1757453820000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926089900072"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,9]]},"references-count":11,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1989,9]]}},"alternative-id":["0167926089900072"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(89)90007-2","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1989,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Test generation and fault detection for VLSI PPL circuits","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(89)90007-2","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1989 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}