{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:31Z","timestamp":1757626231696,"version":"3.44.0"},"reference-count":5,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1989,12,1]],"date-time":"1989-12-01T00:00:00Z","timestamp":628473600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1989,12,1]],"date-time":"1989-12-01T00:00:00Z","timestamp":628473600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1989,12]]},"DOI":"10.1016\/0167-9260(89)90019-9","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"249-268","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Power routing in channelless floorplan layouts"],"prefix":"10.1016","volume":"8","author":[{"given":"Chidchanok","family":"Lursinsap","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Gajski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(89)90019-9_BIB1","series-title":"22nd Design Automation Conference","article-title":"The construction of minimal area power and ground nets for VLSI circuit","author":"Chowdhury","year":"1985"},{"key":"10.1016\/0167-9260(89)90019-9_BIB2","series-title":"Proc. of ICCAD","article-title":"ARSENIC: methodology and implementation","author":"Gajski","year":"1984"},{"year":"1982","series-title":"Combinatorial Algorithm","author":"Hu","key":"10.1016\/0167-9260(89)90019-9_BIB3"},{"key":"10.1016\/0167-9260(89)90019-9_BIB4","series-title":"Proc. of ICCD","article-title":"Methods for cell compilation with constraints","author":"Lursinsap","year":"1985"},{"issue":"1","key":"10.1016\/0167-9260(89)90019-9_BIB5","article-title":"Single layer routing of power and ground networks in integrated circuits","volume":"1","author":"Syed","year":"1982","journal-title":"J. Digit. Syst."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926089900199?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926089900199?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:28Z","timestamp":1757453848000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926089900199"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,12]]},"references-count":5,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1989,12]]}},"alternative-id":["0167926089900199"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(89)90019-9","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1989,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Power routing in channelless floorplan layouts","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(89)90019-9","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1989 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}