{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:34Z","timestamp":1757626234098,"version":"3.44.0"},"reference-count":14,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1989,12,1]],"date-time":"1989-12-01T00:00:00Z","timestamp":628473600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1989,12,1]],"date-time":"1989-12-01T00:00:00Z","timestamp":628473600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1989,12]]},"DOI":"10.1016\/0167-9260(89)90022-9","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"301-320","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":5,"title":["VLSI design of an FFT processor network"],"prefix":"10.1016","volume":"8","author":[{"given":"Brian C.","family":"McKinney","sequence":"first","affiliation":[]},{"given":"Fayez","family":"El-Guibaly","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(89)90022-9_BIB1","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","article-title":"An algorithm for the machine calculation of complex Fourier series","volume":"19","author":"Cooley","year":"1965","journal-title":"Math. Comp."},{"year":"1985","series-title":"VLSI signal processing: A bit-serial approach","author":"Denyer","key":"10.1016\/0167-9260(89)90022-9_BIB2"},{"key":"10.1016\/0167-9260(89)90022-9_BIB3","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1109\/TC.1979.1675363","article-title":"Very fast Fourier transform algorithms for hardware implementation","volume":"C-28","author":"Despain","year":"1979","journal-title":"IEEE Trans. Comput."},{"year":"1984","series-title":"Multidimensional Digital Signal Processing","author":"Dudgeon","key":"10.1016\/0167-9260(89)90022-9_BIB4"},{"key":"10.1016\/0167-9260(89)90022-9_BIB5","series-title":"Conf. Proc. Advanced Res. in VLSI","first-page":"11","article-title":"High-speed VLSI networks for computing the discrete Fourier transform","author":"Ja'Ja","year":"1984"},{"key":"10.1016\/0167-9260(89)90022-9_BIB6","series-title":"VLSI and Modern Signal Processing","first-page":"5","article-title":"Signal processing in the VLSI era","author":"Kailath","year":"1985"},{"key":"10.1016\/0167-9260(89)90022-9_BIB7","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1109\/JSSC.1984.1052147","article-title":"lardelle, A fast 16-bit NMOS parallel multiplier","volume":"SC-19","author":"Lerouge","year":"1984","journal-title":"IEEE J. Solid State Circuits"},{"article-title":"The VLSI design of a general purpose FFT processing node","year":"1986","author":"McKinney","key":"10.1016\/0167-9260(89)90022-9_BIB8"},{"key":"10.1016\/0167-9260(89)90022-9_BIB9","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1109\/12.2165","article-title":"A multiple-access pipeline architecture for digital signal processing","volume":"C-37","author":"McKinney","year":"1988","journal-title":"IEEE Trans. Comput."},{"year":"1980","series-title":"Introduction to VLSI Systems","key":"10.1016\/0167-9260(89)90022-9_BIB10"},{"key":"10.1016\/0167-9260(89)90022-9_BIB11","unstructured":"Rabiner, L.R. and B. Gold, Theory and Applications of Digital Signal Processing, (Prentice-Hall, New Jersey)."},{"key":"10.1016\/0167-9260(89)90022-9_BIB12","doi-asserted-by":"crossref","first-page":"1047","DOI":"10.1109\/TC.1983.1676155","article-title":"Fourier transforms in VLSI","volume":"C-28","author":"Thompson","year":"1983","journal-title":"IEEE Trans. Comput."},{"year":"1984","series-title":"Computational Aspects of VLSI","author":"Ullman","key":"10.1016\/0167-9260(89)90022-9_BIB13"},{"key":"10.1016\/0167-9260(89)90022-9_BIB14","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1109\/TC.1984.1676458","article-title":"Pipeline and parallel-pipeline FFT processors for VLSI implementation","volume":"C-33","author":"Wold","year":"1984","journal-title":"IEEE Trans. Comput."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926089900229?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926089900229?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:38Z","timestamp":1757453858000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926089900229"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,12]]},"references-count":14,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1989,12]]}},"alternative-id":["0167926089900229"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(89)90022-9","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1989,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"VLSI design of an FFT processor network","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(89)90022-9","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1989 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}