{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:12Z","timestamp":1757626212554,"version":"3.44.0"},"reference-count":16,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1989,4,1]],"date-time":"1989-04-01T00:00:00Z","timestamp":607392000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1989,4,1]],"date-time":"1989-04-01T00:00:00Z","timestamp":607392000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1989,4]]},"DOI":"10.1016\/0167-9260(89)90060-6","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"77-91","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"title":["VLSI implementation of a digital image threshold selection architecture"],"prefix":"10.1016","volume":"7","author":[{"given":"P.K.","family":"Lim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.A.","family":"Sid-Ahmed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.A.","family":"Jullien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"year":"1979","series-title":"Digital Image Processing","author":"Castleman","key":"10.1016\/0167-9260(89)90060-6_BIB1"},{"year":"1985","series-title":"The Design and Analysis of VLSI Circuits","author":"Glasser","key":"10.1016\/0167-9260(89)90060-6_BIB2"},{"issue":"1","key":"10.1016\/0167-9260(89)90060-6_BIB3","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/CEEJ.1984.6591359","article-title":"Multi-level thresholding using image transformation","volume":"9","author":"Janjua","year":"1984","journal-title":"Can. Electron. Eng. J."},{"key":"10.1016\/0167-9260(89)90060-6_BIB4","series-title":"Proc. 4th Canadian Symposium","first-page":"101","article-title":"Filtering non-linearly combined signals, DECUS","author":"Jullien","year":"1970"},{"issue":"9","key":"10.1016\/0167-9260(89)90060-6_BIB5","doi-asserted-by":"crossref","first-page":"218","DOI":"10.1049\/el:19710148","article-title":"Fast algorithm for digital logarithmic conversion","volume":"7","author":"Jullien","year":"1971","journal-title":"Electron. Lett."},{"article-title":"High speed architectures for digital image threshold selection","year":"1987","author":"Lim","key":"10.1016\/0167-9260(89)90060-6_BIB6"},{"key":"10.1016\/0167-9260(89)90060-6_BIB7","first-page":"70","article-title":"Logic design with CMOS gate arrays: Part 1","author":"Lipp","year":"1983","journal-title":"VLSI Design"},{"key":"10.1016\/0167-9260(89)90060-6_BIB8","first-page":"84","article-title":"Logic design with CMOS gate arrays: Part 2","author":"Lipp","year":"1983","journal-title":"VLSI Design"},{"issue":"4","key":"10.1016\/0167-9260(89)90060-6_BIB9","first-page":"735","article-title":"A Debse gate method for MOS VLSI","volume":"SC-15","author":"Lopez","year":"1980","journal-title":"IEEE J. Solid State Circuits"},{"issue":"3","key":"10.1016\/0167-9260(89)90060-6_BIB10","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1109\/JSSC.1983.1051934","article-title":"Microcomputers: Trends, technologies and design strategies","volume":"SC-18","author":"Murphy","year":"1983","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0167-9260(89)90060-6_BIB11","series-title":"Proc. MIT Conf. Advanced Research in VLSI","first-page":"21","article-title":"A generator of static CMOS layout from Boolean expressions","author":"Serlet","year":"1986"},{"issue":"1","key":"10.1016\/0167-9260(89)90060-6_BIB12","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/CEEJ.1988.6592901","article-title":"A proposed hardware structure for automatic threshold selection in digital images","volume":"13","author":"Sid-Ahmed","year":"1988","journal-title":"Can. Electron. Eng. J."},{"key":"10.1016\/0167-9260(89)90060-6_BIB13","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1109\/TSMC.1979.4310204","article-title":"Comments on \u2018picture thresholding using an iterative selection method\u2019","volume":"Vol. 9","author":"Trussel","year":"1979","journal-title":"IEEE Trans. Syst. Man Cybern."},{"issue":"5","key":"10.1016\/0167-9260(89)90060-6_BIB14","doi-asserted-by":"crossref","first-page":"697","DOI":"10.1109\/JSSC.1984.1052210","article-title":"A CMOS Floating Point Multiplier","volume":"SC-19","author":"Uya","year":"1984","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0167-9260(89)90060-6_BIB15","series-title":"Proc. IEEE Int. Symp. on Circuits and Systems","first-page":"681","article-title":"Automated gate-matrix layout","author":"Wing","year":"1982"},{"key":"10.1016\/0167-9260(89)90060-6_BIB16","series-title":"Proc. ICCAD","first-page":"84","article-title":"Interval-graph-based circuit layout","author":"Wing","year":"1983"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926089900606?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926089900606?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:16Z","timestamp":1757453836000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926089900606"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,4]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1989,4]]}},"alternative-id":["0167926089900606"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(89)90060-6","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1989,4]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"VLSI implementation of a digital image threshold selection architecture","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(89)90060-6","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1989 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}