{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:22Z","timestamp":1757626222072,"version":"3.44.0"},"reference-count":21,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1990,2,1]],"date-time":"1990-02-01T00:00:00Z","timestamp":633830400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1990,2,1]],"date-time":"1990-02-01T00:00:00Z","timestamp":633830400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1990,2]]},"DOI":"10.1016\/0167-9260(90)90004-k","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"25-47","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"title":["A metal\u2014metal matrix cell generator for multi-level metal MOS technology"],"prefix":"10.1016","volume":"9","author":[{"given":"P.","family":"Gee","sequence":"first","affiliation":[]},{"given":"M.Y.","family":"Wu","sequence":"additional","affiliation":[]},{"given":"S.M.","family":"Kang","sequence":"additional","affiliation":[]},{"given":"I.N.","family":"Hajj","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"year":"1970","series-title":"Graphs and Hypergraphs","author":"Berge","key":"10.1016\/0167-9260(90)90004-K_BIB1"},{"article-title":"The impact of two level metallization on PLA performance and the Genesis PLA generator","year":"1987","author":"Coward","key":"10.1016\/0167-9260(90)90004-K_BIB2"},{"key":"10.1016\/0167-9260(90)90004-K_BIB3","series-title":"23rd Design Automat. Conf.","first-page":"631","article-title":"GENIE: a generalized array optimizer for VLSI synthesis","author":"Devadas","year":"1986"},{"article-title":"iSITE: Automatic circuit synthesis for double-metal CMOS VLSI circuits","year":"1989","author":"Gee","key":"10.1016\/0167-9260(90)90004-K_BIB4"},{"key":"10.1016\/0167-9260(90)90004-K_BIB5","series-title":"Int. Conf. Comput. Aided Design","first-page":"184","article-title":"Metal-metal matrix (M3) CMOS cell generator with compaction","author":"Gee","year":"1987"},{"key":"10.1016\/0167-9260(90)90004-K_BIB6","series-title":"19th Design Automat. Conf.","first-page":"147","article-title":"Techniques for programmable logic array folding","author":"Hachtel","year":"1982"},{"key":"10.1016\/0167-9260(90)90004-K_BIB7","series-title":"Proc. 18th Design Automat. Workshop","first-page":"155","article-title":"Wire routing by optimizing channel assignment within large apertures","author":"Hashimoto","year":"1971"},{"year":"1988","series-title":"CMOS3 Cell Library","author":"Heinbuch","key":"10.1016\/0167-9260(90)90004-K_BIB8"},{"issue":"3","key":"10.1016\/0167-9260(90)90004-K_BIB9","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1109\/TCAD.1986.1270213","article-title":"A depth-first search algorithm for optimal PLA folding","volume":"CAD-5","author":"Hwang","year":"1986","journal-title":"IEEE Trans. Comput. Aided Design"},{"issue":"5","key":"10.1016\/0167-9260(90)90004-K_BIB10","doi-asserted-by":"crossref","first-page":"886","DOI":"10.1109\/TCAD.1987.1270331","article-title":"Metal-metal Matrix (M3) for high-speed VLSI layout","volume":"CAD-6","author":"Kang","year":"1987","journal-title":"IEEE Trans. Comput. Aided Design"},{"key":"10.1016\/0167-9260(90)90004-K_BIB11","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1002\/j.1538-7305.1970.tb01770.x","article-title":"An efficient heuristic procedure for partitioning graphs","volume":"49","author":"Kernighan","year":"1970","journal-title":"Bell Syst. Tech. J."},{"key":"10.1016\/0167-9260(90)90004-K_BIB12","series-title":"21st Design Automat. Conf.","first-page":"426","article-title":"A branch and bound algorithm for optimal PLA folding","author":"Lewandowski","year":"1984"},{"key":"10.1016\/0167-9260(90)90004-K_BIB13","doi-asserted-by":"crossref","first-page":"1671","DOI":"10.1109\/T-ED.1980.20086","article-title":"A dense gate matrix layout method for MOS VLSI","volume":"ED-27","author":"Lopez","year":"1980","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0167-9260(90)90004-K_BIB14","series-title":"Int. Conf. Comput. Aided Design","first-page":"122","article-title":"PANDA: a PLA generator for multiply-folded PLAs","author":"Mah","year":"1984"},{"year":"1982","series-title":"VLSI System Design","author":"Muroga","key":"10.1016\/0167-9260(90)90004-K_BIB15"},{"issue":"9","key":"10.1016\/0167-9260(90)90004-K_BIB16","doi-asserted-by":"crossref","first-page":"675","DOI":"10.1109\/TCS.1979.1084695","article-title":"One-dimensional logic gate assignment and interval graphs","volume":"CAS-26","author":"Ohtsuki","year":"1979","journal-title":"IEEE Trans. Circuits Syst."},{"key":"10.1016\/0167-9260(90)90004-K_BIB17","series-title":"23rd Design Automat. Conf.","article-title":"TimberWolf 3.2: A new standard cell placement and global routing package","author":"Sechen","year":"1986"},{"issue":"3","key":"10.1016\/0167-9260(90)90004-K_BIB18","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/TCAD.1985.1270118","article-title":"Gate matrix layout","volume":"CAD-4","author":"Wing","year":"1985","journal-title":"IEEE Trans. Comput. Aided Design"},{"key":"10.1016\/0167-9260(90)90004-K_BIB19","series-title":"Int. Conf. Comput. Aided Design","first-page":"460","article-title":"Modified sequential CMOS circuit design","author":"Wu","year":"1987"},{"issue":"1","key":"10.1016\/0167-9260(90)90004-K_BIB20","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1080\/00207218508938999","article-title":"A unified theory for MOS circuit design-switching network logic","volume":"58","author":"Wu","year":"1985","journal-title":"Int. J. Electron."},{"key":"10.1016\/0167-9260(90)90004-K_BIB21","series-title":"Int. Symp. Circuits Syst.","first-page":"1463","article-title":"Interval-graph-based PLA folding","author":"Yu","year":"1985"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609090004K?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609090004K?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:19Z","timestamp":1757453839000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016792609090004K"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,2]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1990,2]]}},"alternative-id":["016792609090004K"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(90)90004-k","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1990,2]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A metal\u2014metal matrix cell generator for multi-level metal MOS technology","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(90)90004-K","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1990 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}