{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:23Z","timestamp":1757626223055,"version":"3.44.0"},"reference-count":18,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1990,2,1]],"date-time":"1990-02-01T00:00:00Z","timestamp":633830400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1990,2,1]],"date-time":"1990-02-01T00:00:00Z","timestamp":633830400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1990,2]]},"DOI":"10.1016\/0167-9260(90)90005-l","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"49-80","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":3,"title":["Switch-level testability of the dynamic CMOS PLA"],"prefix":"10.1016","volume":"9","author":[{"given":"B.F.","family":"Cockburn","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.A.","family":"Brzozowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(90)90005-L_BIB1","first-page":"639","article-title":"Fault and error models for VLSI","volume":"74","author":"Abraham","year":"1986"},{"year":"1984","series-title":"Logic Minimization Algorithms for VLSI Synthesis","author":"Brayton","key":"10.1016\/0167-9260(90)90005-L_BIB2"},{"key":"10.1016\/0167-9260(90)90005-L_BIB3","doi-asserted-by":"crossref","unstructured":"Bryant, R.E. and M.D. Shuster, Performance evaluation of FMOSSIM, a concurrent switch-level fault simulator, Proc. 1985 Des. Aut. Conf., pp. 715\u2013719.","DOI":"10.1109\/DAC.1985.1586021"},{"key":"10.1016\/0167-9260(90)90005-L_BIB4","series-title":"Developments in Integrated Circuit Testing","first-page":"315","article-title":"Testability of combinational networks of CMOS cells","author":"Brzozowski","year":"1987"},{"issue":"2","key":"10.1016\/0167-9260(90)90005-L_BIB5","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1147\/rd.192.0098","article-title":"An introduction to array logic","volume":"19","author":"Fleisher","year":"1975","journal-title":"IBM J. Res. Dev."},{"issue":"6","key":"10.1016\/0167-9260(90)90005-L_BIB6","first-page":"531","article-title":"Physical versus logical fault model in MOS LSI circuits: Impact on their testability","volume":"C-20","author":"Galiay","year":"1980","journal-title":"IEEE Trans. Comput."},{"article-title":"On the testable design and self-test of PLAS","year":"1987","author":"Ha","key":"10.1016\/0167-9260(90)90005-L_BIB7"},{"key":"10.1016\/0167-9260(90)90005-L_BIB8","unstructured":"Ha, D.S. and S.M. Reddy, On the design of testable domino PLAs, Proc. 1985 Int. Test Conf., pp. 567\u2013573"},{"issue":"3","key":"10.1016\/0167-9260(90)90005-L_BIB9","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1109\/TCAD.1984.1270076","article-title":"Fault modeling for digital MOS integrated circuits","volume":"CAD-3","author":"Hayes","year":"1984","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1016\/0167-9260(90)90005-L_BIB10","doi-asserted-by":"crossref","unstructured":"Jacomet, M., FANTESTIC: Towards a powerful fault analysis and test pattern generator for integrated circuits, Proc. 1989 Int. Test. Conf., pp. 633\u2013642.","DOI":"10.1109\/TEST.1989.82350"},{"year":"1980","series-title":"Introduction to VLSI Systems","author":"Mead","key":"10.1016\/0167-9260(90)90005-L_BIB11"},{"issue":"7","key":"10.1016\/0167-9260(90)90005-L_BIB12","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1109\/T-C.1974.224020","article-title":"Bridging and stuck-at faults","volume":"C-23","author":"Mei","year":"1974","journal-title":"IEEE Trans. Comput."},{"issue":"9","key":"10.1016\/0167-9260(90)90005-L_BIB13","doi-asserted-by":"crossref","first-page":"617","DOI":"10.1109\/TC.1979.1675429","article-title":"Fault analysis and test generation for programmable logic arrays","volume":"C-28","author":"Ostapko","year":"1979","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(90)90005-L_BIB14","series-title":"Proc. 2nd Caltech Conf. on VLSI","article-title":"A notation for designing restoring logic circuitry in CMOS","author":"Rem","year":"1981"},{"issue":"11","key":"10.1016\/0167-9260(90)90005-L_BIB15","doi-asserted-by":"crossref","first-page":"845","DOI":"10.1109\/TC.1979.1675264","article-title":"Detection of faults in programmable logic arrays","volume":"C-28","author":"Smith","year":"1979","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(90)90005-L_BIB16","first-page":"655","article-title":"Fault detection in programmable logic arrays","volume":"74","author":"Somenzi","year":"1986"},{"issue":"4","key":"10.1016\/0167-9260(90)90005-L_BIB17","doi-asserted-by":"crossref","first-page":"1449","DOI":"10.1002\/j.1538-7305.1978.tb02106.x","article-title":"Fault modelling and logic simulation of CMOS and MOS integrated circuits","volume":"57","author":"Wadsack","year":"1978","journal-title":"Bell Syst. Tech. J."},{"year":"1985","series-title":"Principles of CMOS VLSI Design","author":"Weste","key":"10.1016\/0167-9260(90)90005-L_BIB18"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609090005L?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609090005L?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:22Z","timestamp":1757453842000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016792609090005L"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1990,2]]},"references-count":18,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1990,2]]}},"alternative-id":["016792609090005L"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(90)90005-l","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1990,2]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Switch-level testability of the dynamic CMOS PLA","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(90)90005-L","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1990 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}