{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:29:26Z","timestamp":1757626166327,"version":"3.44.0"},"reference-count":22,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1991,3,1]],"date-time":"1991-03-01T00:00:00Z","timestamp":667785600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1991,3,1]],"date-time":"1991-03-01T00:00:00Z","timestamp":667785600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1991,3]]},"DOI":"10.1016\/0167-9260(91)90007-8","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"67-83","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":3,"title":["A VLSI architecture for RNS with MI adders"],"prefix":"10.1016","volume":"11","author":[{"given":"Ferruccio","family":"Barsi","sequence":"first","affiliation":[]},{"given":"Enrico","family":"Martinelli","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(91)90007-8_BIB1","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1109\/TEC.1959.5219515","article-title":"The residue number system","volume":"EC-8","author":"Garner","year":"1959","journal-title":"IRE Trans. Electron. Comput."},{"year":"1967","author":"Szabo","series-title":"Residue Arithmetic and its Applications to Computer Technology","key":"10.1016\/0167-9260(91)90007-8_BIB2"},{"key":"10.1016\/0167-9260(91)90007-8_BIB3","doi-asserted-by":"crossref","first-page":"495","DOI":"10.1109\/TEC.1962.5219388","article-title":"Sign detection in non redundant residue systems","volume":"EC-11","author":"Szabo","year":"1962","journal-title":"IRE Trans. Electron. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB4","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1109\/T-C.1969.222658","article-title":"Sign detection in residue number systems","volume":"C-18","author":"Banerji","year":"1969","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB5","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1109\/TC.1982.1675999","article-title":"An autoscaler residue multiplier","volume":"C-31","author":"Taylor","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB6","doi-asserted-by":"crossref","first-page":"540","DOI":"10.1109\/TC.1982.1676036","article-title":"A VLSI residue arithmetic multiplier","volume":"C-31","author":"Taylor","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB7","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1109\/TC.1983.1676263","article-title":"An overflow free residue multiplier","volume":"C-32","author":"Taylor","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB8","doi-asserted-by":"crossref","first-page":"1132","DOI":"10.1109\/T-C.1975.224147","article-title":"A note on fast base extension for residue number systems with three moduli","volume":"C-24","author":"O'Keefe","year":"1975","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB9","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1109\/TC.1983.1676242","article-title":"A fully parallel mixed-radix conversion algorithm for residue number applications","volume":"C-32","author":"Huang","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB10","doi-asserted-by":"crossref","first-page":"590","DOI":"10.1109\/TC.1983.1676282","article-title":"Sign detection and implicit-explicit conversion of numbers in residue arithmetic","volume":"C-32","author":"Ulman","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB11","doi-asserted-by":"crossref","first-page":"1033","DOI":"10.1109\/TCS.1984.1085465","article-title":"A VLSI algorithm for direct and reverse conversion from weighted binary number system and residue number system","volume":"CAS-31","author":"Alia","year":"1984","journal-title":"IEEE Trans. Circ. Syst."},{"issue":"3","key":"10.1016\/0167-9260(91)90007-8_BIB12","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1016\/0020-0190(84)90017-6","article-title":"A fast VLSI conversion between binary and residue systems","volume":"18","author":"Alia","year":"1984","journal-title":"Inf. Process. Lett."},{"key":"10.1016\/0167-9260(91)90007-8_BIB13","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1109\/PGEC.1967.264811","article-title":"Addition and subtraction in the residue number system","volume":"EC-16","author":"Sasaki","year":"1967","journal-title":"IEEE Trans. Electron. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB14","doi-asserted-by":"crossref","first-page":"1066","DOI":"10.1109\/TC.1968.226466","article-title":"The basis for implementation of additive operations in residue number system","volume":"C-17","author":"Sasaki","year":"1968","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB15","doi-asserted-by":"crossref","first-page":"752","DOI":"10.1109\/T-C.1970.223026","article-title":"Binary logic for residue arithmetic using magnitude index","volume":"C-19","author":"Rao","year":"1970","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB16","doi-asserted-by":"crossref","first-page":"1185","DOI":"10.1109\/TC.1978.1675023","article-title":"Arithmetic codes in residue number systems with magnitude index","volume":"C-27","author":"Barsi","year":"1978","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB17","article-title":"Addition and overflow handling in a class of redundant RNS with Magnitude Index","author":"Alia","year":"1987","journal-title":"IEI Internal Report B4-33"},{"key":"10.1016\/0167-9260(91)90007-8_BIB18","article-title":"Arithmetic properties of a class of hybrid number systems","author":"Barsi","year":"1989","journal-title":"IEI Internal Report B4-01"},{"issue":"2","key":"10.1016\/0167-9260(91)90007-8_BIB19","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1109\/TC.1982.1675982","article-title":"A regular layout for parallel adders","volume":"C-31","author":"Brent","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(91)90007-8_BIB20","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1016\/S0019-9958(83)80061-8","article-title":"Area-time optimal VLSI integer multiplier with minimum computation time","volume":"58","author":"Mehlhorn","year":"1983","journal-title":"Inf. Contr."},{"year":"1980","author":"Thompson","article-title":"A Complexity Theory for VLSI","key":"10.1016\/0167-9260(91)90007-8_BIB21"},{"unstructured":"Alia, G. and E. Martinelli, The VLSI residue multiplication and its implication in the direct and reverse positional-to-residue conversion, to appear in IEEE Trans. Comput.","key":"10.1016\/0167-9260(91)90007-8_BIB22"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926091900078?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926091900078?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:48Z","timestamp":1757453868000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926091900078"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,3]]},"references-count":22,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1991,3]]}},"alternative-id":["0167926091900078"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(91)90007-8","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1991,3]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A VLSI architecture for RNS with MI adders","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(91)90007-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1991 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}