{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:29:08Z","timestamp":1757626148145,"version":"3.44.0"},"reference-count":30,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1991,12,1]],"date-time":"1991-12-01T00:00:00Z","timestamp":691545600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1991,12,1]],"date-time":"1991-12-01T00:00:00Z","timestamp":691545600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1991,12]]},"DOI":"10.1016\/0167-9260(91)90033-h","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"131-165","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":12,"title":["Constrained resource sharing and conflict resolution in Hebe"],"prefix":"10.1016","volume":"12","author":[{"given":"David C.","family":"Ku","sequence":"first","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(91)90033-H_BIB1","article-title":"The high-level synthesis of digital systems","volume":"78","author":"McFarland","year":"1990"},{"issue":"8","key":"10.1016\/0167-9260(91)90033-H_BIB2","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/6.30776","article-title":"Logic synthesis speeds ASIC designs","volume":"26","author":"de Geus","year":"1989","journal-title":"IEEE Spectrum Magazine"},{"key":"10.1016\/0167-9260(91)90033-H_BIB3","series-title":"Proc. Design Automation Conf.","first-page":"483","article-title":"HERCULES\u2014a system for high-level synthesis","author":"De Micheli","year":"1988"},{"key":"10.1016\/0167-9260(91)90033-H_BIB4","series-title":"Proc. European ASIC Conf.","article-title":"High-level synthesis and optimization strategies in Hercules and Hebe","author":"Ku","year":"1990"},{"key":"10.1016\/0167-9260(91)90033-H_BIB5","article-title":"Relative scheduling under timing constraints: Algorithms for high-level synthesis of digital circuits","author":"Ku","year":"1991","journal-title":"CSL Technical Report CSL-TR-477"},{"issue":"2","key":"10.1016\/0167-9260(91)90033-H_BIB6","first-page":"171","article-title":"Synthesizing circuits from behavioral descriptions","volume":"8","author":"Camposano","year":"1989","journal-title":"IEEE Trans. CAD\/ICAS"},{"key":"10.1016\/0167-9260(91)90033-H_BIB7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1519-3","article-title":"Algorithmic and Register-Transfer Level: The System Architect's Workbench","author":"Thomas","year":"1990"},{"key":"10.1016\/0167-9260(91)90033-H_BIB8","series-title":"Proc. Int. Conf. Computer-Aided Design","first-page":"262","article-title":"SALSA: A new approach to scheduling with timing constraints","author":"Nestor","year":"1990"},{"key":"10.1016\/0167-9260(91)90033-H_BIB9","article-title":"HardwareC\u2014a language for hardware design (version 2.0)","author":"Ku","year":"1990","journal-title":"CSL Technical Report"},{"key":"10.1016\/0167-9260(91)90033-H_BIB10","first-page":"37","article-title":"The Olympus Synthesis System for digital design","author":"De Micheli","year":"1990","journal-title":"IEEE Design and Test Magazine"},{"year":"1991","series-title":"High-Level VLSI Synthesis","key":"10.1016\/0167-9260(91)90033-H_BIB11"},{"key":"10.1016\/0167-9260(91)90033-H_BIB12","article-title":"Constrained synthesis and optimization of digital integrated circuits from behavioral specifications","author":"Ku","year":"1991","journal-title":"CSL Technical Report (Disseration) CSL-TR-91-476"},{"key":"10.1016\/0167-9260(91)90033-H_BIB13","series-title":"Proc. Int. Conf. Computer-Aided Design","article-title":"Reevaluating the design space for register-transfer hardware synthesis","author":"McFarland","year":"1987"},{"key":"10.1016\/0167-9260(91)90033-H_BIB14","first-page":"661","article-title":"Force-directed scheduling for the behavioral synthesis of ASICs","author":"Paulin","year":"1989","journal-title":"IEEE Trans. CAD\/ICAS"},{"year":"1979","series-title":"Computers and Intractability","author":"Garey","key":"10.1016\/0167-9260(91)90033-H_BIB15"},{"year":"1982","series-title":"Sequencing and Scheduling; Introduction to the Mathematics of the Job Shop","author":"French","key":"10.1016\/0167-9260(91)90033-H_BIB16"},{"year":"1991","series-title":"Ethernet controller design","author":"Gupta","key":"10.1016\/0167-9260(91)90033-H_BIB17"},{"key":"10.1016\/0167-9260(91)90033-H_BIB18","series-title":"Proc. Custom Integrated Circuits Conf.","first-page":"15.1.1","article-title":"Design of a Digital Audio Input Output chip","author":"Ligthart","year":"1989"},{"key":"10.1016\/0167-9260(91)90033-H_BIB19","series-title":"Proc. Int. Symposium on Circuits and Systems","first-page":"220","article-title":"The Bi-dimensional DCT chip","author":"Rampa","year":"1989"},{"key":"10.1016\/0167-9260(91)90033-H_BIB20","series-title":"Proc. Int. Conf. Computer Design","first-page":"180","article-title":"Automatic layout and optimization of static CMOS cells","author":"Mailhot","year":"1988"},{"key":"10.1016\/0167-9260(91)90033-H_BIB21","first-page":"311","article-title":"High resolution decoding techniques and single-chip decoders for multi-anode microchannel arrays","volume":"1158","author":"Kasle","year":"1989"},{"key":"10.1016\/0167-9260(91)90033-H_BIB22","article-title":"Benchmark suite","author":"Workshop","year":"1989","journal-title":"HLSW"},{"key":"10.1016\/0167-9260(91)90033-H_BIB23","first-page":"379","article-title":"Automated synthesis of data paths in digital systems","volume":"CAD-5","author":"Tseng","year":"1986","journal-title":"IEEE Trans. CAD\/ICAS"},{"key":"10.1016\/0167-9260(91)90033-H_BIB24","series-title":"Proc. Design Automation Conf.","first-page":"263","article-title":"HAL: A multi-paradigm approach to Putomatic data-path synthesis","author":"Paulin","year":"1986"},{"key":"10.1016\/0167-9260(91)90033-H_BIB25","series-title":"VLSI and Modern Signal Processing","first-page":"258","article-title":"Parallel and pipelined VLSI implementation of signal processing algorithms","author":"Dewilde","year":"1985"},{"key":"10.1016\/0167-9260(91)90033-H_BIB26","first-page":"18","article-title":"Algorithms for high-level synthesis","author":"Paulin","year":"1989","journal-title":"IEEE Design and Test Magazine"},{"key":"10.1016\/0167-9260(91)90033-H_BIB27","series-title":"Proc. Design Automation Conf.","article-title":"The System Architect's Workbench","author":"Thomas","year":"1990"},{"key":"10.1016\/0167-9260(91)90033-H_BIB28","series-title":"Proc. Int. Conf. Computer Design","first-page":"42","article-title":"Slicer: a state synthesizer for intelligent compilation","author":"Pangrle","year":"1987"},{"key":"10.1016\/0167-9260(91)90033-H_BIB29","series-title":"Proc. Design Automation Conf.","article-title":"Percolation based synthesis","author":"Potasman","year":"1990"},{"issue":"6","key":"10.1016\/0167-9260(91)90033-H_BIB30","first-page":"1062","article-title":"MIS: A multiple-level logic optimization system","volume":"6","author":"Brayton","year":"1987","journal-title":"IEEE TRans. CAD\/ICAS"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609190033H?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609190033H?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:01Z","timestamp":1757453821000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016792609190033H"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,12]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1991,12]]}},"alternative-id":["016792609190033H"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(91)90033-h","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1991,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Constrained resource sharing and conflict resolution in Hebe","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(91)90033-H","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1991 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}