{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:29:30Z","timestamp":1757626170001,"version":"3.44.0"},"reference-count":48,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1991,6,1]],"date-time":"1991-06-01T00:00:00Z","timestamp":675734400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1991,6,1]],"date-time":"1991-06-01T00:00:00Z","timestamp":675734400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1991,6]]},"DOI":"10.1016\/0167-9260(91)90047-o","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"215-234","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"title":["Minimum fault covering in reconfigurable arrays"],"prefix":"10.1016","volume":"11","author":[{"given":"N.","family":"Hasan","sequence":"first","affiliation":[]},{"given":"C.L.","family":"Liu","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"5","key":"10.1016\/0167-9260(91)90047-O_BIB1","doi-asserted-by":"crossref","first-page":"698","DOI":"10.1109\/JSSC.1978.1051122","article-title":"Multiple word\/bit line redundancy for semiconductor memories","volume":"SC-13","author":"Schuster","year":"1978","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0167-9260(91)90047-O_BIB2","first-page":"684","article-title":"A review of fault-tolerant techniques for the enhancement of integrated circuit yield","volume":"Vol. 74","author":"Moore","year":"1986"},{"issue":"6","key":"10.1016\/0167-9260(91)90047-O_BIB3","doi-asserted-by":"crossref","first-page":"853","DOI":"10.1109\/T-ED.1979.19509","article-title":"A fault-tolerant 64K dynamic random access memory","volume":"ED-26","author":"Cenker","year":"1979","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/0167-9260(91)90047-O_BIB4_1","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"56","article-title":"A 70ns high density CMOS dRAM","author":"Chwang","year":"1983"},{"key":"10.1016\/0167-9260(91)90047-O_BIB4_2","series-title":"Proc. IEEE Int. Solid State Circuits. Conf.","first-page":"285","article-title":"A 70ns high density CMOS dRAM","author":"Chwang","year":"1983"},{"key":"10.1016\/0167-9260(91)90047-O_BIB5","series-title":"Proc. IEEE Solid-State Circuit Conf.","first-page":"84","article-title":"A 100ns 64K dynamic RAM using redundancy techniques","author":"Eaton","year":"1981"},{"key":"10.1016\/0167-9260(91)90047-O_BIB6_1","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"254","article-title":"A NMOS 64K static RAM","author":"Ebel","year":"1982"},{"key":"10.1016\/0167-9260(91)90047-O_BIB6_2","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"331","article-title":"A NMOS 64K static RAM","author":"Ebel","year":"1982"},{"key":"10.1016\/0167-9260(91)90047-O_BIB7","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1147\/rd.243.0291","article-title":"Circuit implementation of fusible redundant addresses of RAMs for productivity enhancement","volume":"24","author":"Fitzgerald","year":"1980","journal-title":"IBM J. Res. Develop"},{"issue":"5","key":"10.1016\/0167-9260(91)90047-O_BIB8","doi-asserted-by":"crossref","first-page":"435","DOI":"10.1109\/JSSC.1981.1051619","article-title":"A fault tolerant 30ns\/375 mW 16K\u00d71 NMOS static RAM","volume":"SC-16","author":"Hardee","year":"1981","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0167-9260(91)90047-O_BIB9","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"74","article-title":"A 256K dynamic MOS RAM with alpha immune and redundancy","author":"Ishihara","year":"1982"},{"key":"10.1016\/0167-9260(91)90047-O_BIB10_1","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"214","article-title":"A 4bns 256K CMOS RAM","author":"Isobe","year":"1984"},{"key":"10.1016\/0167-9260(91)90047-O_BIB10_2","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"340","article-title":"A 4bns 256K CMOS RAM","author":"Isobe","year":"1984"},{"key":"10.1016\/0167-9260(91)90047-O_BIB11","series-title":"Proc. IEEE Solid-State Circuit Conf.","first-page":"86","article-title":"A 32K static Rum utilizing a three-transistor cell","author":"Jiang","year":"1981"},{"key":"10.1016\/0167-9260(91)90047-O_BIB12","series-title":"Proc. IEEE Solid-State Circuit Conf.","first-page":"80","article-title":"Redundancy techniques for fast static RAMs","author":"Kokkonen","year":"1981"},{"issue":"5","key":"10.1016\/0167-9260(91)90047-O_BIB13","doi-asserted-by":"crossref","first-page":"863","DOI":"10.1109\/JSSC.1982.1051832","article-title":"An 8K\u00d78K dynamic RAM with self-refresh","volume":"SC-17","author":"Kung","year":"1982","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0167-9260(91)90047-O_BIB14_1","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"278","article-title":"A Sub 100ns 256K DRAM in CMOS III technology","author":"Kung","year":"1984"},{"key":"10.1016\/0167-9260(91)90047-O_BIB14_2","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"354","article-title":"A Sub 100ns 256K DRAM in CMOS III technology","author":"Kung","year":"1984"},{"issue":"4","key":"10.1016\/0167-9260(91)90047-O_BIB15","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1109\/JSSC.1982.1051803","article-title":"A redundancy circuit for a fault tolerant 256K MOS RAM","volume":"SC-1","author":"Mano","year":"1982","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0167-9260(91)90047-O_BIB16_1","first-page":"102","article-title":"A 80ns 64K DRAM","author":"Mohsen","year":"1983","journal-title":"Proc. IEEE Int. Solid State Circuits Conf."},{"key":"10.1016\/0167-9260(91)90047-O_BIB16_2","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"290","article-title":"A 80ns 64K DRAM","author":"Mohsen","year":"1983"},{"key":"10.1016\/0167-9260(91)90047-O_BIB17","first-page":"232","article-title":"A 34ns 256K DRAM","author":"Natori","year":"1983","journal-title":"Proc. IEEE Int. Solid State Circuits Conf."},{"issue":"1","key":"10.1016\/0167-9260(91)90047-O_BIB18","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/4.16300","article-title":"A redundancy test-time reduction technique in 1-Mbit DRAM with multibit test mode","volume":"24","author":"Nishimura","year":"1989","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0167-9260(91)90047-O_BIB19","first-page":"48","article-title":"64Kb ECL RAM with redundancy","author":"Okajima","year":"1985","journal-title":"Proc. IEEE Int. Solid State Circuits Conf."},{"key":"10.1016\/0167-9260(91)90047-O_BIB20","series-title":"Proc. IEEE Solid-State Circuit Conf.","first-page":"88","article-title":"A 4K\u00d78 dynamic RAM with self refresh","author":"Reese","year":"1981"},{"key":"10.1016\/0167-9260(91)90047-O_BIB21_1","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"176","article-title":"A programmable 80ns 1MB CMOS EPROM","author":"Saito","year":"1985"},{"key":"10.1016\/0167-9260(91)90047-O_BIB21_2","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"340","article-title":"A programmable 80ns 1MB CMOS EPROM","author":"Saito","year":"1985"},{"key":"10.1016\/0167-9260(91)90047-O_BIB22_1","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"228","article-title":"A 100ns 256K DRAM with nibble page mode","author":"Shimatori","year":"1983"},{"key":"10.1016\/0167-9260(91)90047-O_BIB22_2","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"310","article-title":"A 100ns 256K DRAM with nibble page mode","author":"Shimatori","year":"1983"},{"key":"10.1016\/0167-9260(91)90047-O_BIB23","first-page":"131","article-title":"Using a laser beam to substitute good cells for bad","author":"Smith","year":"1981","journal-title":"Electronics"},{"issue":"5","key":"10.1016\/0167-9260(91)90047-O_BIB24","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1109\/JSSC.1981.1051630","article-title":"Laser programmable redundancy and yield improvement in a 64K DRAM","volume":"SC-16","author":"Smith","year":"1981","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0167-9260(91)90047-O_BIB25_1","first-page":"112","article-title":"A 128K EPROM with redundancy","author":"Spaw","year":"1982","journal-title":"Proc. IEEE Int. Solid State Circuits Conf."},{"key":"10.1016\/0167-9260(91)90047-O_BIB25_2","series-title":"Proc. IEEE Int. Solid State Circuits Conf.","first-page":"304","article-title":"A 128K EPROM with redundancy","author":"Spaw","year":"1982"},{"key":"10.1016\/0167-9260(91)90047-O_BIB26","first-page":"117","article-title":"16-K Static RAM takes new route to high speed","author":"Sud","year":"1980","journal-title":"Electronics"},{"issue":"1","key":"10.1016\/0167-9260(91)90047-O_BIB27","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MDT.1987.295111","article-title":"Efficient spare allocation for reconfigurable arrays","volume":"4","author":"Kuo","year":"1987","journal-title":"IEEE Design and Test"},{"key":"10.1016\/0167-9260(91)90047-O_BIB28","unstructured":"Shi, W., M.F. Chang, and K. Fuchs, On repairing reconfigurable memory arrays, in preparation."},{"issue":"3","key":"10.1016\/0167-9260(91)90047-O_BIB29","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/MDT.1985.294737","article-title":"A fault-driven comprehensive redundancy algorithm","volume":"2","author":"Day","year":"1985","journal-title":"IEEE Design and Test"},{"key":"10.1016\/0167-9260(91)90047-O_BIB30","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"524","article-title":"Diagnosis and repair of memory with coupling faults","author":"Chang","year":"1988"},{"key":"10.1016\/0167-9260(91)90047-O_BIB31","series-title":"Proc. IEEE Int. Test Conf.","first-page":"49","article-title":"Testing repairable RAMs and mostly good memories","author":"Evans","year":"1981"},{"key":"10.1016\/0167-9260(91)90047-O_BIB32","series-title":"Proc. 25th ACM\/IEEE Design Automation Conf.","first-page":"609","article-title":"Spare allocation and reconfiguration in large are VLSI","author":"Kuo","year":"1988"},{"key":"10.1016\/0167-9260(91)90047-O_BIB33","series-title":"Proc. 18th Int. Symp. on Fault-Tolerant Computing","first-page":"342","article-title":"Approaches for the repair of VLSI\/WSI RAMs by row\/column deletion","author":"Lombardi","year":"1988"},{"key":"10.1016\/0167-9260(91)90047-O_BIB34","series-title":"Proc. 26th ACM\/IEEE Design Automation Conf.","article-title":"On the repair of redundant RAMs","author":"Reddy","year":"1989"},{"key":"10.1016\/0167-9260(91)90047-O_BIB35","first-page":"175","article-title":"Defect analysis system speeds test and repair of redundant memories","author":"Tarr","year":"1984","journal-title":"Electronics"},{"issue":"2","key":"10.1016\/0167-9260(91)90047-O_BIB36","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/TCAD.1987.1270266","article-title":"On the repair of redundant RAM's","volume":"6","author":"Wey","year":"1987","journal-title":"IEEE Trans. on Computer Aided Design"},{"key":"10.1016\/0167-9260(91)90047-O_BIB37","series-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","first-page":"230","article-title":"Increased throughput for the testing and repair of RAMs with redundancy","author":"Haddad","year":"1987"},{"issue":"4","key":"10.1016\/0167-9260(91)90047-O_BIB38","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1137\/0202019","article-title":"An n52 algorithm for maximum matchings in bipartite graphs","volume":"2","author":"Hopcroft","year":"1973","journal-title":"SIAM J. Comput."},{"year":"1968","series-title":"Introduction to Combinatorial Mathematics","author":"Liu","key":"10.1016\/0167-9260(91)90047-O_BIB39"},{"year":"1977","series-title":"Combinatorial Algorithms Theory and Practice","author":"Reingold","key":"10.1016\/0167-9260(91)90047-O_BIB40"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609190047O?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609190047O?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:55Z","timestamp":1757453875000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016792609190047O"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,6]]},"references-count":48,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1991,6]]}},"alternative-id":["016792609190047O"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(91)90047-o","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1991,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Minimum fault covering in reconfigurable arrays","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(91)90047-O","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1991 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}