{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:32:18Z","timestamp":1757626338264,"version":"3.44.0"},"reference-count":13,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1992,12,1]],"date-time":"1992-12-01T00:00:00Z","timestamp":723168000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1992,12,1]],"date-time":"1992-12-01T00:00:00Z","timestamp":723168000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1992,12]]},"DOI":"10.1016\/0167-9260(92)90023-r","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"113-144","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"title":["Minimizing total wire length during 1-dimensional compaction"],"prefix":"10.1016","volume":"14","author":[{"given":"Susanne E.","family":"Hambrusch","sequence":"first","affiliation":[]},{"given":"Hung-Yi","family":"Tu","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"year":"1974","series-title":"The Design and Analysis of Computer Algorithms","author":"Aho","key":"10.1016\/0167-9260(92)90023-R_BIB1"},{"issue":"2","key":"10.1016\/0167-9260(92)90023-R_BIB2","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1137\/1033048","article-title":"Some recent advances in network flows","volume":"33","author":"Ahuja","year":"1991","journal-title":"SIAM Review"},{"key":"10.1016\/0167-9260(92)90023-R_BIB3","series-title":"Proc. 25th ACM\/IEEE Design Automation Conf.","first-page":"383","article-title":"Symbolic layout compaction review","author":"Boyer","year":"1988"},{"key":"10.1016\/0167-9260(92)90023-R_BIB4","series-title":"Proc. 1989 ACM Symposium on Parallel Algorithms and Architectures","first-page":"273","article-title":"Advances in homotopic layout compaction","author":"Gao","year":"1989"},{"year":"1990","series-title":"Combinatorial Algorithms for Integrated Circuit Layout","author":"Lengauer","key":"10.1016\/0167-9260(92)90023-R_BIB5"},{"issue":"2","key":"10.1016\/0167-9260(92)90023-R_BIB6","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/TCAD.1983.1270022","article-title":"An algorithm to compact a VLSI symbolic layout with mixed constraints","volume":"2","author":"Liao","year":"1983","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"year":"1990","series-title":"Single-Layer Wire Routing and Compaction","author":"Maley","key":"10.1016\/0167-9260(92)90023-R_BIB7"},{"key":"10.1016\/0167-9260(92)90023-R_BIB8","series-title":"Proc. 27th ACM\/IEEE Design Automation Conf.","first-page":"375","article-title":"A hierarchy preserving hierarchical compactor","author":"Marple","year":"1990"},{"key":"10.1016\/0167-9260(92)90023-R_BIB9","series-title":"Layout Design and Verification","first-page":"199","article-title":"Layout compaction","author":"Mlynski","year":"1986"},{"year":"1985","series-title":"Computational Geometry","author":"Preparata","key":"10.1016\/0167-9260(92)90023-R_BIB10"},{"key":"10.1016\/0167-9260(92)90023-R_BIB11","series-title":"Proc. 20th ACM\/IEEE Design Automation Conf.","first-page":"121","article-title":"Improved compaction by minimized length of wires","author":"Schiele","year":"1983"},{"key":"10.1016\/0167-9260(92)90023-R_BIB12","series-title":"Advances in Computing Research: VLSI Theory","first-page":"259","article-title":"A visibility problem in VLSI layout compaction","author":"Schlag","year":"1984"},{"issue":"3","key":"10.1016\/0167-9260(92)90023-R_BIB13","doi-asserted-by":"crossref","first-page":"286","DOI":"10.1109\/31.1741","article-title":"A graphtheoretic approach to the relative placement problem","volume":"35","author":"Weis","year":"1988","journal-title":"IEEE Trans. Circuits and Systems"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609290023R?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609290023R?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:36:48Z","timestamp":1757453808000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016792609290023R"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,12]]},"references-count":13,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1992,12]]}},"alternative-id":["016792609290023R"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(92)90023-r","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1992,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Minimizing total wire length during 1-dimensional compaction","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(92)90023-R","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1992 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}