{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:59Z","timestamp":1759147379851,"version":"3.44.0"},"reference-count":23,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1992,12,1]],"date-time":"1992-12-01T00:00:00Z","timestamp":723168000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1992,12,1]],"date-time":"1992-12-01T00:00:00Z","timestamp":723168000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1992,12]]},"DOI":"10.1016\/0167-9260(92)90024-s","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"145-171","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":4,"title":["Massive parallelism in multi-level simulation of VLSI circuits"],"prefix":"10.1016","volume":"14","author":[{"given":"A.","family":"De Gloria","sequence":"first","affiliation":[]},{"given":"P.","family":"Faraboschi","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"year":"1989","series-title":"Chip-Level Modeling with VHDL","author":"Armstrong","key":"10.1016\/0167-9260(92)90024-S_BIB1"},{"year":"1987","series-title":"Hardware Accelerators for Electrical CAD","author":"Ambler","key":"10.1016\/0167-9260(92)90024-S_BIB2"},{"key":"10.1016\/0167-9260(92)90024-S_BIB3","series-title":"Proc. 25th Design Automation Conf.","article-title":"An empirical study of on-chip parallelism","author":"Bailey","year":"1988"},{"issue":"2","key":"10.1016\/0167-9260(92)90024-S_BIB4","article-title":"A survey of hardware accelerators used in computer-aided design","volume":"2","author":"Blank","year":"1984","journal-title":"IEEE Design & Test of Computers"},{"key":"10.1016\/0167-9260(92)90024-S_BIB5","series-title":"Proc. 14th Design Automation Conf.","article-title":"A class of min-cut placement algorithm","author":"Breuer","year":"1977"},{"issue":"11","key":"10.1016\/0167-9260(92)90024-S_BIB6","article-title":"Asynchronous distributed simulation via a sequence of parallel computations","volume":"24","author":"Chandy","year":"1981","journal-title":"Comm. ACM"},{"key":"10.1016\/0167-9260(92)90024-S_BIB7","series-title":"Proc. 19th Design Automation Conf.","article-title":"The Yorktown simulation engine","author":"Denneau","year":"1982"},{"key":"10.1016\/0167-9260(92)90024-S_BIB8","series-title":"Proc. 19th Design Automation Conf.","article-title":"A linear-time heuristic for improving network partitions","author":"Fiduccia","year":"1982"},{"key":"10.1016\/0167-9260(92)90024-S_BIB9","series-title":"Proc. 16th Int. Conf. on Microprogramming","article-title":"Very long instruction word computers and the ELI-52","author":"Fisher","year":"1983"},{"key":"10.1016\/0167-9260(92)90024-S_BIB10","series-title":"Proc. 13th International Symposium on Computer Architecture","article-title":"Exploiting parallelism in a switch level simulation machine","author":"Frank","year":"1986"},{"year":"1985","series-title":"The Design and Analysis of VLSI Circuits","author":"Glasser","key":"10.1016\/0167-9260(92)90024-S_BIB11"},{"key":"10.1016\/0167-9260(92)90024-S_BIB12","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1002\/j.1538-7305.1970.tb01770.x","article-title":"An efficient heuristic procedure for partitioning graphs","volume":"49","author":"Kernighan","year":"1970","journal-title":"Bell System Technical J."},{"key":"10.1016\/0167-9260(92)90024-S_BIB13","series-title":"Proc. 16th Int. Symposium on Computer Architecture","article-title":"Logic simulation on massively parallel architectures","author":"Kravitz","year":"1989"},{"key":"10.1016\/0167-9260(92)90024-S_BIB14","unstructured":"A.R. Newton, Timing, logic and mixed-mode simulation for large MOS integrated circuits, in Computer Design Aids for VLSI Circuits, NATO ASI series (Sijthoff & Noordhoff, Alphen aan de Rijn, the Netherlands)."},{"key":"10.1016\/0167-9260(92)90024-S_BIB15","series-title":"Proc. 19th Design Automation Conf.","article-title":"The Yorktown simulation engine: introduction","author":"Pfister","year":"1982"},{"issue":"1","key":"10.1016\/0167-9260(92)90024-S_BIB16","doi-asserted-by":"crossref","DOI":"10.1109\/2.19820","article-title":"The Cydra-5 departmental supercomputer","volume":"22","author":"Rau","year":"1989","journal-title":"IEEE Computer"},{"key":"10.1016\/0167-9260(92)90024-S_BIB17","series-title":"Proc. 24th Design Automation Conf.","article-title":"Faster architectural simulation through parallelism","author":"Smith","year":"1987"},{"key":"10.1016\/0167-9260(92)90024-S_BIB18","series-title":"Proc. 25th Design Automation Conf.","article-title":"Parallel logic simulation on general-purpose machines","author":"Soule","year":"1988"},{"key":"10.1016\/0167-9260(92)90024-S_BIB19","doi-asserted-by":"crossref","DOI":"10.1109\/54.41672","article-title":"Parallel distributed-time logic simulation","author":"Soule","year":"1989","journal-title":"IEEE Design & Test of Computers"},{"key":"10.1016\/0167-9260(92)90024-S_BIB20","series-title":"Proc. 23rd Design Automation Conf.","article-title":"Statistics on logic simulation","author":"Wong","year":"1986"},{"key":"10.1016\/0167-9260(92)90024-S_BIB21","series-title":"Proc. 14th Int. Symposium on Computer Architecture","article-title":"Performance analysis and design of a logic simulation machine","author":"Wong","year":"1987"},{"key":"10.1016\/0167-9260(92)90024-S_BIB22","series-title":"proc. Int. Workshop on Hardware Accelerators","article-title":"Load and communication balancing on multiprocessors logic simulation engines","author":"Wong","year":"1987"},{"key":"10.1016\/0167-9260(92)90024-S_BIB23","series-title":"Proc. Int. Workshop on Hardware Accelerators","article-title":"A low-cost high-performance levelized compiled-code simulation accelerator","author":"Zasio","year":"1987"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609290024S?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609290024S?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:36:45Z","timestamp":1757453805000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016792609290024S"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,12]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1992,12]]}},"alternative-id":["016792609290024S"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(92)90024-s","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1992,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Massive parallelism in multi-level simulation of VLSI circuits","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(92)90024-S","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1992 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}