{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:29:12Z","timestamp":1757626152844,"version":"3.44.0"},"reference-count":30,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1992,9,1]],"date-time":"1992-09-01T00:00:00Z","timestamp":715305600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1992,9,1]],"date-time":"1992-09-01T00:00:00Z","timestamp":715305600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1992,9]]},"DOI":"10.1016\/0167-9260(92)90029-x","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"209-230","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Synthesis and self-test of random logic control units"],"prefix":"10.1016","volume":"13","author":[{"given":"Bernhard","family":"Eschermann","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(92)90029-X_BIB1","series-title":"Proc. 1st European Design Automation Conf.","first-page":"612","article-title":"An architecture for synthesis of finite state machines","author":"Agrawal","year":"1990"},{"key":"10.1016\/0167-9260(92)90029-X_BIB2","series-title":"Proc. Int. Test Conf.","first-page":"257","article-title":"Test set embedding in a built-in self-test environment","author":"Akers","year":"1989"},{"key":"10.1016\/0167-9260(92)90029-X_BIB3","series-title":"Proc. Int. Conf. on Computer Design","first-page":"267","article-title":"PLA-based finite state machines using counters as state memories","author":"Amann","year":"1988"},{"year":"1967","series-title":"Sequential Machines and Automata Theory","author":"Booth","key":"10.1016\/0167-9260(92)90029-X_BIB4"},{"key":"10.1016\/0167-9260(92)90029-X_BIB5","series-title":"Proc. Int. Test Conf.","first-page":"337","article-title":"The analysis of parallel BIST by the combined Markov chain (CMC) model","author":"Chuang","year":"1989"},{"key":"10.1016\/0167-9260(92)90029-X_BIB6","first-page":"16","article-title":"Deterministische Testmustergenerierung f\u00fcr den eingebauten Selbsttest von int. Schaltungen","author":"Daehn","year":"1983","journal-title":"NTG-Fachberichte 82 Gro\u03b2integration"},{"key":"10.1016\/0167-9260(92)90029-X_BIB7","doi-asserted-by":"crossref","first-page":"597","DOI":"10.1109\/TCAD.1986.1270230","article-title":"Symbolic design of combinational and sequential logic circuits implemented by two-level logic macros","volume":"CAD-5","author":"DeMicheli","year":"1986","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"10.1016\/0167-9260(92)90029-X_BIB8","doi-asserted-by":"crossref","first-page":"1290","DOI":"10.1109\/43.16807","article-title":"MUSTANG: State Assignment of Finite State Machines Targeting Multilevel logic Implementations","volume":"CAD-7","author":"Devadas","year":"1988","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"10.1016\/0167-9260(92)90029-X_BIB9","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/43.45852","article-title":"Irredundant sequential machines via optimal logic synthesis","volume":"CAD-9","author":"Devadas","year":"1990","journal-title":"IEEE Trans. on Computer-Aided Design"},{"article-title":"Test-friendly synthesis of VLSI controllers (in German)","year":"1991","author":"Eschermann","key":"10.1016\/0167-9260(92)90029-X_BIB10"},{"key":"10.1016\/0167-9260(92)90029-X_BIB11","series-title":"Proc. 20th Int. Symp. Fault-Tolerant Computing","first-page":"390","article-title":"Optimized synthesis of self-testable finite state machines","author":"Eschermann","year":"1990"},{"key":"10.1016\/0167-9260(92)90029-X_BIB12","series-title":"Proc. 2nd European Test Conf.","first-page":"73","article-title":"Parallel self-test and the synthesis of control units","author":"Eschermann","year":"1991"},{"key":"10.1016\/0167-9260(92)90029-X_BIB13","series-title":"Proc. 28th Design Automation Conf.","first-page":"372","article-title":"A unified approach for the synthesis of self-testable finite state machines","author":"Eschermann","year":"1991"},{"year":"1957","series-title":"An Introduction to Probability Theory and its Applications","author":"Feller","key":"10.1016\/0167-9260(92)90029-X_BIB14"},{"year":"1979","series-title":"Stochastische Matrizen","author":"Fritz","key":"10.1016\/0167-9260(92)90029-X_BIB15"},{"key":"10.1016\/0167-9260(92)90029-X_BIB16","series-title":"Proc. 26th Design Automation Conf.","first-page":"706","article-title":"CrossCheck: A cell based VLSI testability solution","author":"Gheewala","year":"1989"},{"article-title":"IEEE Std. P1149.1","year":"1990","series-title":"Standard test access port and boundary-scan architecture","key":"10.1016\/0167-9260(92)90029-X_BIB17"},{"key":"10.1016\/0167-9260(92)90029-X_BIB18","doi-asserted-by":"crossref","first-page":"919","DOI":"10.1109\/43.3223","article-title":"On using signature registers as pseudorandom pattern generators in built-in self testing","volume":"CAD-8","author":"Kim","year":"1988","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"10.1016\/0167-9260(92)90029-X_BIB19","series-title":"Proc. Int. Test Conf.","first-page":"37","article-title":"Built-in logic block observation techniques","author":"K\u00f6nemann","year":"1979"},{"issue":"1","key":"10.1016\/0167-9260(92)90029-X_BIB20","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/43.21818","article-title":"Circular self-test path: A low-cost BIST technique for VLSI circuits","volume":"CAD-8","author":"Krasniewski","year":"1989","journal-title":"IEEE Trans. on Computer-Aided Design"},{"year":"1988","series-title":"Logic synthesis and optimization benchmarks","author":"Lisanke","key":"10.1016\/0167-9260(92)90029-X_BIB21"},{"key":"10.1016\/0167-9260(92)90029-X_BIB22","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1109\/TEC.1959.5222055","article-title":"A note on the number of internal variable assignments for sequential switching circuits","volume":"EC-8","author":"McCluskey","year":"1959","journal-title":"IRE Trans. on Electronic Comp."},{"key":"10.1016\/0167-9260(92)90029-X_BIB23","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1109\/T-C.1974.223781","article-title":"A state assignment technique for sequential machines using J-K flip-flops","volume":"C-23","author":"Tumbush","year":"1974","journal-title":"IEEE Trans. on Comp."},{"key":"10.1016\/0167-9260(92)90029-X_BIB24","doi-asserted-by":"crossref","first-page":"905","DOI":"10.1109\/43.59068","article-title":"NOVA: State assignment of finite state machines for optimal two-level logic implementation","volume":"CAD-9","author":"Villa","year":"1990","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"10.1016\/0167-9260(92)90029-X_BIB25","series-title":"Proc. Int. Test Conf.","first-page":"334","article-title":"Built-in self-test for sequential machines","author":"Wang","year":"1987"},{"key":"10.1016\/0167-9260(92)90029-X_BIB26","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1109\/T-C.1969.222643","article-title":"Mixed memory realizations of sequential machines","volume":"C-18","author":"Weiner","year":"1969","journal-title":"IEEE Trans. on Comp."},{"key":"10.1016\/0167-9260(92)90029-X_BIB27","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/PGEC.1967.264577","article-title":"On the number of distinct state assignments for synchronous sequential machines","volume":"EC-16","author":"Weiner","year":"1967","journal-title":"IEEE Trans. on Electronic Comp."},{"key":"10.1016\/0167-9260(92)90029-X_BIB28","series-title":"Proc. 25th Design Automation Conf.","first-page":"433","article-title":"Kernel-finding state assignment algorithm for multi-level logic","author":"Wolf","year":"1988"},{"key":"10.1016\/0167-9260(92)90029-X_BIB29","series-title":"Proc. 17th Int. Symp. Fault-Tolerant Computing","first-page":"258","article-title":"Self test using unequiprobable random patterns","author":"Wunderlich","year":"1987"},{"issue":"6","key":"10.1016\/0167-9260(92)90029-X_BIB30","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/43.55187","article-title":"Multiple distributions for biased test patterns","volume":"CAD-9","author":"Wunderlich","year":"1990","journal-title":"IEEE Trans. on Computer-Aided Design"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609290029X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609290029X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:11Z","timestamp":1757453831000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016792609290029X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,9]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1992,9]]}},"alternative-id":["016792609290029X"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(92)90029-x","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1992,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Synthesis and self-test of random logic control units","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(92)90029-X","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1992 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}