{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:18Z","timestamp":1757626218508,"version":"3.44.0"},"reference-count":12,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1992,9,1]],"date-time":"1992-09-01T00:00:00Z","timestamp":715305600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1992,9,1]],"date-time":"1992-09-01T00:00:00Z","timestamp":715305600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1992,9]]},"DOI":"10.1016\/0167-9260(92)90030-3","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"231-258","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":6,"title":["Optimizing the control-unit through the resynchronization of operations"],"prefix":"10.1016","volume":"13","author":[{"given":"David","family":"Filo","sequence":"first","affiliation":[]},{"given":"David C.","family":"Ku","sequence":"additional","affiliation":[]},{"given":"Giovanni De","family":"Micheli","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(92)90030-3_BIB1","series-title":"Proc. Int. Conf. on Computer Design","first-page":"6","article-title":"Considering timing constraints in synthesis from behavioral description","author":"Camposano","year":"1986"},{"issue":"1","key":"10.1016\/0167-9260(92)90030-3_BIB2","first-page":"74","article-title":"Retiming and resynthesis: Optimizing sequential networks with combinational techniques","volume":"10","author":"Malik","year":"1991","journal-title":"IEEE Transactions on CAD\/ICAS"},{"key":"10.1016\/0167-9260(92)90030-3_BIB3","series-title":"Proc. European Design Automation Conf.","first-page":"547","article-title":"State assignment of controllers for optimal area implementation","author":"Saucier","year":"1990"},{"key":"10.1016\/0167-9260(92)90030-3_BIB4","series-title":"ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems","article-title":"Rescheduling for cycle time by reverse engineering","author":"Wolf","year":"1990"},{"key":"10.1016\/0167-9260(92)90030-3_BIB5","series-title":"Proc. Int. Conf. on Computer-Aided Design","first-page":"24","article-title":"An efficient microcode compiler for custom DSP-processors","author":"Goosens","year":"1987"},{"issue":"2","key":"10.1016\/0167-9260(92)90030-3_BIB6","first-page":"171","article-title":"Synthesizing circuits from behavioral descriptions","volume":"8","author":"Camposano","year":"1989","journal-title":"IEEE Trans. on CAD\/ICAS"},{"year":"1991","series-title":"High-Level VLSI Synthesis","author":"Camposano","key":"10.1016\/0167-9260(92)90030-3_BIB7"},{"year":"1992","series-title":"High Level Synthesis of ASICs Under Timing and Synchronization Constraints","author":"Ku","key":"10.1016\/0167-9260(92)90030-3_BIB8"},{"issue":"2","key":"10.1016\/0167-9260(92)90030-3_BIB9","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1016\/0167-9260(91)90033-H","article-title":"Constrained resource sharing and conflict resolution in Hebe","volume":"12","author":"Ku","year":"1991","journal-title":"INTEGRATION, the VLSI Journal"},{"key":"10.1016\/0167-9260(92)90030-3_BIB10","article-title":"Relative scheduling under timing constraints: Algorithms for high-level synthesis of digital circuits","author":"Ku","year":"1992","journal-title":"IEEE Trans. on CAD\/ICAS"},{"issue":"3","key":"10.1016\/0167-9260(92)90030-3_BIB11","doi-asserted-by":"crossref","first-page":"271","DOI":"10.1016\/S0167-9260(05)80022-7","article-title":"Optimal synthesis of control logic from behavioral specifications","volume":"10","author":"Ku","year":"1991","journal-title":"INTEGRATION, the VLSI Journal"},{"article-title":"Constrained synthesis and optimization of digital integrated circuits from behavioral specifications","year":"1991","author":"Ku","key":"10.1016\/0167-9260(92)90030-3_BIB12"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926092900303?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926092900303?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:16Z","timestamp":1757453836000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926092900303"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,9]]},"references-count":12,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1992,9]]}},"alternative-id":["0167926092900303"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(92)90030-3","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1992,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Optimizing the control-unit through the resynchronization of operations","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(92)90030-3","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1992 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}