{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:39Z","timestamp":1757626239875,"version":"3.44.0"},"reference-count":17,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1993,12,1]],"date-time":"1993-12-01T00:00:00Z","timestamp":754704000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1993,12,1]],"date-time":"1993-12-01T00:00:00Z","timestamp":754704000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1993,12]]},"DOI":"10.1016\/0167-9260(93)90026-9","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"293-313","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"title":["VLSI implementations of number theoretic techniques in signal processing"],"prefix":"10.1016","volume":"16","author":[{"given":"G.A.","family":"Jullien","sequence":"first","affiliation":[]},{"given":"N.M.","family":"Wigley","sequence":"additional","affiliation":[]},{"given":"W.C.","family":"Miller","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(93)90026-9_BIB1","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1109\/4.50308","article-title":"A unified single-phase clocking scheme for VLSI systems","volume":"25","author":"Afghahi","year":"1990","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"14","key":"10.1016\/0167-9260(93)90026-9_BIB2","doi-asserted-by":"crossref","first-page":"1334","DOI":"10.1049\/el:19920847","article-title":"Analytical approach to sizing NFET chains","volume":"28","author":"Bizzan","year":"1992","journal-title":"IEE Electronics Letters"},{"year":"1986","series-title":"Guide to the integrated circuit implementation services of the Canadian Microelectronics Corporation","author":"Canadian Microelectronics Corporation","key":"10.1016\/0167-9260(93)90026-9_BIB3"},{"key":"10.1016\/0167-9260(93)90026-9_BIB4","doi-asserted-by":"crossref","first-page":"603","DOI":"10.1109\/TIT.1986.1057203","article-title":"An algorithm for complex approximations in Z[e2\u03c0i\/8]","volume":"IT-32","author":"Games","year":"1986","journal-title":"IEEE Trans. Inform. Th."},{"key":"10.1016\/0167-9260(93)90026-9_BIB5","doi-asserted-by":"crossref","first-page":"354","DOI":"10.1109\/TCS.1987.1086154","article-title":"The design of dual-mode complex signal processors based on quadratic modular number codes","volume":"CAS-34","author":"Jenkins","year":"1987","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"10.1016\/0167-9260(93)90026-9_BIB6","first-page":"337","article-title":"Complex digital signal processing over finite fields","volume":"CAS-34","author":"Jullien","year":"1987","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"10.1016\/0167-9260(93)90026-9_BIB7","first-page":"176","article-title":"WoodChuck: A Low-Level Synthesizer for Dynamic Pipelined DSP Arithmetic Logic Blocks","volume":"1","author":"Jullien","year":"1992"},{"key":"10.1016\/0167-9260(93)90026-9_BIB8","first-page":"632","article-title":"Optimized bit level systolic array for convolution","volume":"131","author":"McCanny","year":"1984"},{"key":"10.1016\/0167-9260(93)90026-9_BIB9","doi-asserted-by":"crossref","first-page":"1067","DOI":"10.1109\/JSSC.1985.1052438","article-title":"FET scaling in domino CMOS gates","volume":"20","author":"Shoji","year":"1985","journal-title":"IEEE. J. Solid-State Circuits"},{"year":"1986","series-title":"Residue number system arithmetic: modern applications in digital signal processing","author":"Soderstrand","key":"10.1016\/0167-9260(93)90026-9_BIB10"},{"key":"10.1016\/0167-9260(93)90026-9_BIB11","doi-asserted-by":"crossref","first-page":"1184","DOI":"10.1109\/4.84935","article-title":"Circuits and architecture trade-offs for high speed multiplication","volume":"26","author":"Song","year":"1991","journal-title":"IEEE J. Solid-State Circ."},{"key":"10.1016\/0167-9260(93)90026-9_BIB12","doi-asserted-by":"crossref","DOI":"10.1109\/49.1918","article-title":"High speed signal processing using systolic arrays over finite rings","volume":"6","author":"Taheri","year":"1988","journal-title":"IEEE Trans. Selected Areas in Comm."},{"key":"10.1016\/0167-9260(93)90026-9_BIB13","series-title":"Proceedings of the International Conference on Application Specific Array Processors","first-page":"284","article-title":"Array processing on finite polynomial rings","author":"Wigley","year":"1990"},{"key":"10.1016\/0167-9260(93)90026-9_BIB14","doi-asserted-by":"crossref","DOI":"10.1109\/12.57045","article-title":"On moduli replication for residue arithmetic computations of complex inner products","author":"Wigley","year":"1990","journal-title":"IEEE Trans. Comp."},{"key":"10.1016\/0167-9260(93)90026-9_BIB15","doi-asserted-by":"crossref","first-page":"1436","DOI":"10.1049\/el:19910901","article-title":"A flexible modulus residue number system for complex digital signal processing","volume":"27","author":"Wigley","year":"1991","journal-title":"IEE Electronics Letters"},{"key":"10.1016\/0167-9260(93)90026-9_BIB16","article-title":"Large dynamic range computations over small finite rings","author":"Wigley","year":"1993","journal-title":"IEEE Trans. Computers"},{"key":"10.1016\/0167-9260(93)90026-9_BIB17","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/4.16303","article-title":"High-speed CMOS circuit technique","volume":"24","author":"Yuan","year":"1989","journal-title":"IEEE. J. Solid-State Circuits"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926093900269?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926093900269?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:40Z","timestamp":1757453860000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926093900269"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,12]]},"references-count":17,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1993,12]]}},"alternative-id":["0167926093900269"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(93)90026-9","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1993,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"VLSI implementations of number theoretic techniques in signal processing","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(93)90026-9","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1993 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}