{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:29:43Z","timestamp":1757626183831,"version":"3.44.0"},"reference-count":38,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1993,10,1]],"date-time":"1993-10-01T00:00:00Z","timestamp":749433600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1993,10,1]],"date-time":"1993-10-01T00:00:00Z","timestamp":749433600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1993,10]]},"DOI":"10.1016\/0167-9260(93)90032-8","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"241-262","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":28,"title":["The design of a high-performance cache controller: a case study in asynchronous synthesis"],"prefix":"10.1016","volume":"15","author":[{"given":"Steven M.","family":"Nowick","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark E.","family":"Dean","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David L.","family":"Dill","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Horowitz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(93)90032-8_BIB1","series-title":"Proceedings of the 1992 European Design Automation Conference","first-page":"9","article-title":"Asynchronous state machine synthesis using data driven clocks","author":"Aghdasi","year":"1992"},{"key":"10.1016\/0167-9260(93)90032-8_BIB2","series-title":"Proceedings of the 1992 IEEE\/ACM International Conference on Computer-Aided Design","first-page":"587","article-title":"SHILPA: a high-level synthesis system for self-timed circuits","author":"Akella","year":"1992"},{"key":"10.1016\/0167-9260(93)90032-8_BIB3","series-title":"Proceedings of the 1992 IEEE\/ACM International Conference on Computer-Aided Design","first-page":"581","article-title":"Automatic gate-level synthesis of speed-independent circuits","author":"Beerel","year":"1992"},{"key":"10.1016\/0167-9260(93)90032-8_BIB4","first-page":"428","article-title":"The NSR processor","volume":"volume I","author":"Brunvand","year":"1993"},{"key":"10.1016\/0167-9260(93)90032-8_BIB5","series-title":"Proceedings of the 1989 IEEE International Conference on Computer-Aided Design","first-page":"262","article-title":"Translating concurrent programs into delay-insensitive circuits","author":"Brunvand","year":"1989"},{"key":"10.1016\/0167-9260(93)90032-8_BIB6","series-title":"Technical Report Caltech-CS-TR-88-2","article-title":"Automated compilation of concurrent programs into self-timed circuits","author":"Burns","year":"1987"},{"key":"10.1016\/0167-9260(93)90032-8_BIB7","series-title":"Technical Report MIT-LCS-TR-393","article-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","author":"Chu","year":"1987"},{"issue":"12","key":"10.1016\/0167-9260(93)90032-8_BIB8","doi-asserted-by":"crossref","first-page":"1103","DOI":"10.1109\/T-C.1973.223656","article-title":"Synthesis of multiple-input change asynchronous machines using controlled excitation and flip-flops","volume":"C-22","author":"Chuang","year":"1973","journal-title":"IEEE Transactions on Computers"},{"article-title":"Self-timed implementation of a reduced instruction set computer","year":"1989","author":"David","key":"10.1016\/0167-9260(93)90032-8_BIB9"},{"key":"10.1016\/0167-9260(93)90032-8_BIB10","series-title":"1993 IFIP Working Conference on Asynchronous Design Methodologies","article-title":"Automatic synthesis of fast compact self-timed control circuits","author":"Davis","year":"1993"},{"key":"10.1016\/0167-9260(93)90032-8_BIB11","first-page":"409","article-title":"The post office experience: Designing a large asynchronous chip","volume":"volume I","author":"Davis","year":"1993"},{"key":"10.1016\/0167-9260(93)90032-8_BIB12","series-title":"Technical report","article-title":"STRiP: A self-timed RISC processor architecture","author":"Dean","year":"1992"},{"issue":"3","key":"10.1016\/0167-9260(93)90032-8_BIB13","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1007\/BF02252954","article-title":"A formal approach to designing delay-insensitive circuits","volume":"5","author":"Ebergen","year":"1991","journal-title":"Distributed Computing"},{"key":"10.1016\/0167-9260(93)90032-8_BIB14","doi-asserted-by":"crossref","DOI":"10.1145\/121973.121977","article-title":"On the potential of asynchronous pipelined processors","author":"Ginosar","year":"1990"},{"key":"10.1016\/0167-9260(93)90032-8_BIB15","series-title":"Proceedings of the 1992 IEEE\/ACM International Conference on Computer-Aided Design","first-page":"631","article-title":"Hazard-non-increasing gate-level optimization algorithms","author":"Kung","year":"1992"},{"key":"10.1016\/0167-9260(93)90032-8_BIB16","series-title":"Proceedings of the 28th ACM\/IEEE Design Automation Conference","first-page":"309","article-title":"Synthesis of multiple-input change asynchronous finite state machines","author":"Ladd","year":"1991"},{"key":"10.1016\/0167-9260(93)90032-8_BIB17","series-title":"Proceedings of the 28th ACM\/IEEE Design Automation Conference","first-page":"302","article-title":"Algorithms for synthesis of hazard-free asynchronous circuits","author":"Lavagno","year":"1991"},{"key":"10.1016\/0167-9260(93)90032-8_BIB18","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1007\/BF01660034","article-title":"Compiling communicating processes into delay-insensitive VLSI circuits","volume":"1","author":"Martin","year":"1986","journal-title":"Distributed Computing"},{"key":"10.1016\/0167-9260(93)90032-8_BIB19","series-title":"1989 Caltech Conference on Very Large Scale Integration","article-title":"The design of an asynchronous microprocessor","author":"Martin","year":"1989"},{"issue":"11","key":"10.1016\/0167-9260(93)90032-8_BIB20","doi-asserted-by":"crossref","first-page":"1185","DOI":"10.1109\/43.41504","article-title":"Automatic synthesis of asynchronous circuits from high-level specifications","volume":"8","author":"Meng","year":"1989","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"year":"1991","series-title":"Synchronization Design for Digital Systems","author":"Meng","key":"10.1016\/0167-9260(93)90032-8_BIB21"},{"key":"10.1016\/0167-9260(93)90032-8_BIB22","series-title":"Proceedings of the 1985 Chapel Hill Conference on Very Large Scale Integration","first-page":"67","article-title":"Synthesis of delay-insensitive modules","author":"Molnar","year":"1985"},{"key":"10.1016\/0167-9260(93)90032-8_BIB23","series-title":"Proceedings of the 1991 IEEE International Conference on Computer-Aided Design","first-page":"322","article-title":"Synthesis of hazard-free asynchronous circuits from graphical specifications","author":"Moon","year":"1991"},{"key":"10.1016\/0167-9260(93)90032-8_BIB24","series-title":"Proceedings of the 1992 IEEE International Conference on Computer Design: VLSI in Computers and Processors","first-page":"279","article-title":"Synthesis of timed asynchronous circuits","author":"Myers","year":"1992"},{"key":"10.1016\/0167-9260(93)90032-8_BIB25","series-title":"Technical report","article-title":"Automatic synthesis of burst-mode asynchronous controllers","author":"Nowick","year":"1993"},{"key":"10.1016\/0167-9260(93)90032-8_BIB26","series-title":"Proceedings of the 1991 IEEE International Conference on Computer-Aided Design","first-page":"318","article-title":"Automatic synthesis of locally-clocked asynchronous state machines","author":"Nowick","year":"1991"},{"key":"10.1016\/0167-9260(93)90032-8_BIB27","series-title":"Proceedings of the 1991 IEEE International Conference on Computer Design: VLSI in Computers and Processors","first-page":"192","article-title":"Synthesis of asynchronous state machines using a local clock","author":"Nowick","year":"1991"},{"key":"10.1016\/0167-9260(93)90032-8_BIB28","series-title":"Proceedings of the 1992 IEEE\/ACM International Conference on Computer-Aided Design","first-page":"626","article-title":"Exact two-level minimization of hazard-free logic with multiple-input changes","author":"Nowick","year":"1992"},{"key":"10.1016\/0167-9260(93)90032-8_BIB29","series-title":"Proceedings of the 1992 IEEE International Conference on Computer Design: VLSI in Computers and Processors","first-page":"626","article-title":"Practical asynchronous controller design","author":"Nowick","year":"1992"},{"key":"10.1016\/0167-9260(93)90032-8_BIB30","series-title":"Proceedings of the 30th ACM\/IEEE Design Automation Conference","article-title":"Technology mapping for generalized fundamental-mode asynchronous designs","author":"Siegel","year":"1993"},{"issue":"6","key":"10.1016\/0167-9260(93)90032-8_BIB31","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1145\/63526.63532","article-title":"Micropipelines","volume":"32","author":"Sutherland","year":"1989","journal-title":"Communications of the ACM"},{"issue":"4","key":"10.1016\/0167-9260(93)90032-8_BIB32","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/BF01660032","article-title":"A formal model for defining and classifying delay-insensitive circuits and systems","volume":"1","author":"Udding","year":"1986","journal-title":"Distributed Computing"},{"year":"1969","series-title":"Asynchronous Sequential Switching Circuits","author":"Unger","key":"10.1016\/0167-9260(93)90032-8_BIB33"},{"issue":"12","key":"10.1016\/0167-9260(93)90032-8_BIB34","doi-asserted-by":"crossref","first-page":"1437","DOI":"10.1109\/T-C.1971.223155","article-title":"Asynchronous sequential switching circuits with unrestricted input changes","volume":"C-20","author":"Unger","year":"1971","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0167-9260(93)90032-8_BIB35","first-page":"339","article-title":"A building block approach to unclocked systems","volume":"volume I","author":"Unger","year":"1993"},{"key":"10.1016\/0167-9260(93)90032-8_BIB36","series-title":"Proceedings of the 1990 IEEE International Conference on Computer-Aided Design","first-page":"184","article-title":"Optimized synthesis of asynchronous control circuits from graph-theoretic specifications","author":"Vanbekbergen","year":"1990"},{"issue":"1","key":"10.1016\/0167-9260(93)90032-8_BIB37","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/BF01788562","article-title":"Delay-insensitive codes\u2014an overview","volume":"3","author":"Verhoeff","year":"1988","journal-title":"Distributed Computing"},{"key":"10.1016\/0167-9260(93)90032-8_BIB38","series-title":"Proceedings of the 1992 IEEE International Conference on Computer Design: VLSI in Computers and Processors","first-page":"346","article-title":"Synthesis of 3D asynchronous state machines","author":"Yun","year":"1992"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926093900328?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926093900328?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:49Z","timestamp":1757453869000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926093900328"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,10]]},"references-count":38,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1993,10]]}},"alternative-id":["0167926093900328"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(93)90032-8","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1993,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"The design of a high-performance cache controller: a case study in asynchronous synthesis","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(93)90032-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1993 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}