{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:34Z","timestamp":1757626234555,"version":"3.44.0"},"reference-count":10,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1993,10,1]],"date-time":"1993-10-01T00:00:00Z","timestamp":749433600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1993,10,1]],"date-time":"1993-10-01T00:00:00Z","timestamp":749433600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1993,10]]},"DOI":"10.1016\/0167-9260(93)90034-a","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"291-311","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":5,"title":["Design of a delay-insensitive multiply-accumulate unit"],"prefix":"10.1016","volume":"15","author":[{"given":"Christian D.","family":"Nielsen","sequence":"first","affiliation":[]},{"given":"Alain J.","family":"Martin","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(93)90034-A_BIB1","series-title":"Formal Methods for VLSI Design","first-page":"237","article-title":"Synthesis of Asynchronous VLSI Circuits","author":"Martin","year":"1990"},{"key":"10.1016\/0167-9260(93)90034-A_BIB2","series-title":"VLSI for Artificial Intelligence and Neural Networks","article-title":"A delay-insensitive neural network engine","author":"Nielsen","year":"1990"},{"key":"10.1016\/0167-9260(93)90034-A_BIB3","first-page":"165","article-title":"Parallel architectures for artificial neural nets","volume":"volume 2","author":"Kung","year":"1988"},{"key":"10.1016\/0167-9260(93)90034-A_BIB4","series-title":"Silicon Architectures for Neural Nets","article-title":"Potential performance advantages of delay insensitivity","author":"Nielsen","year":"1991"},{"key":"10.1016\/0167-9260(93)90034-A_BIB5","series-title":"Introduction to VLSI Systems","first-page":"218","article-title":"System timing","author":"Seitz","year":"1979"},{"issue":"1","key":"10.1016\/0167-9260(93)90034-A_BIB6","doi-asserted-by":"crossref","DOI":"10.1007\/BF00464358","article-title":"Asynchronous datapaths and the design of an asynchronous adder","volume":"1","author":"Martin","year":"1992","journal-title":"Formal Methods in System Design"},{"key":"10.1016\/0167-9260(93)90034-A_BIB7","series-title":"UT Year of Programming Institute on Concurrent Programming","article-title":"Programming in VLSI: From communicating processes to delay-insensitive circuits","author":"Martin","year":"1989"},{"article-title":"Performance analysis and optimization of asynchronous circuits","year":"1991","author":"Burns","key":"10.1016\/0167-9260(93)90034-A_BIB8"},{"issue":"8","key":"10.1016\/0167-9260(93)90034-A_BIB9","doi-asserted-by":"crossref","first-page":"666","DOI":"10.1145\/359576.359585","article-title":"Communicating sequential processes","volume":"21","author":"Hoare","year":"1978","journal-title":"Comm. ACM"},{"year":"1976","series-title":"A Discipline of Programming","author":"Dijkstra","key":"10.1016\/0167-9260(93)90034-A_BIB10"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609390034A?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609390034A?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:41Z","timestamp":1757453861000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016792609390034A"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,10]]},"references-count":10,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1993,10]]}},"alternative-id":["016792609390034A"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(93)90034-a","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1993,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Design of a delay-insensitive multiply-accumulate unit","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(93)90034-A","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1993 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}