{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:30:37Z","timestamp":1757626237735,"version":"3.44.0"},"reference-count":52,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1993,11,1]],"date-time":"1993-11-01T00:00:00Z","timestamp":752112000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1993,11,1]],"date-time":"1993-11-01T00:00:00Z","timestamp":752112000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1993,11]]},"DOI":"10.1016\/0167-9260(93)90056-i","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"title":["A language for designer controlled behavioral synthesis"],"prefix":"10.1016","volume":"16","author":[{"given":"Nikil D.","family":"Dutt","sequence":"first","affiliation":[]}],"member":"78","reference":[{"year":"1992","series-title":"High-Level Synthesis: Introduction to Chip and System Design","author":"Gajski","key":"10.1016\/0167-9260(93)90056-I_BIB1"},{"issue":"2","key":"10.1016\/0167-9260(93)90056-I_BIB2","doi-asserted-by":"crossref","DOI":"10.1109\/T-C.1975.224181","article-title":"A comparison of register transfer languages for describing computers and digital systems","volume":"C-24","author":"Barbacci","year":"1975","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0167-9260(93)90056-I_BIB3","series-title":"Hardware Description Languages","article-title":"Interface and I\/O protocol descriptions","author":"Parker","year":"1987"},{"issue":"1","key":"10.1016\/0167-9260(93)90056-I_BIB4","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1981.6312154","article-title":"Instruction set processor specification (ISPS)","volume":"C-30","author":"Barbacci","year":"1981","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/0167-9260(93)90056-I_BIB5","series-title":"Proc. 22nd Design Automation Automation Conf.","article-title":"Synthesis techniques for digital system design","author":"Camposano","year":"1985"},{"issue":"2","key":"10.1016\/0167-9260(93)90056-I_BIB6","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.1987.1270270","article-title":"A high-level hardware compiler","volume":"CAD-6","author":"Trickey","year":"1987","journal-title":"IEEE Trans. on Computer Aided Design"},{"issue":"7","key":"10.1016\/0167-9260(93)90056-I_BIB7","doi-asserted-by":"crossref","DOI":"10.1109\/43.55208","article-title":"Chippe: a system for constraint driven behavioral synthesis","volume":"9","author":"Brewer","year":"1990","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/0167-9260(93)90056-I_BIB8","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.1985.1270106","article-title":"applicability of a subset of Ada as an algorithmic HDL for graph-based hardware compilation","author":"Girczyk","year":"1985","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/0167-9260(93)90056-I_BIB9","series-title":"Proc. 22nd Design Automation Conf.","article-title":"The SILC Silicon Compiler: Language and Features","author":"Blackman","year":"1985"},{"key":"10.1016\/0167-9260(93)90056-I_BIB10","doi-asserted-by":"crossref","DOI":"10.1109\/54.60605","article-title":"The Olympus synthesis system","author":"DeMicheli","year":"1990","journal-title":"IEEE Design & Test of Computers"},{"key":"10.1016\/0167-9260(93)90056-I_BIB11","series-title":"Methodologies for Computer System Design","article-title":"The MIMOLA Design system: A Design System which Spans Several Levels","author":"Marwedel","year":"1985"},{"key":"10.1016\/0167-9260(93)90056-I_BIB12","doi-asserted-by":"crossref","DOI":"10.1016\/0165-6074(89)90078-1","article-title":"Improving the performance of high level synthesis","author":"Marwedel","year":"1989","journal-title":"Microprocessors and Microprogramming (Euromicro)"},{"key":"10.1016\/0167-9260(93)90056-I_BIB13","unstructured":"D. Knapp, Synthesis from partial structure, 1988 IFIP Conf. Comp. Design Methodologies."},{"key":"10.1016\/0167-9260(93)90056-I_BIB14","series-title":"Proc. ICCD","article-title":"The impact of an advanced CHDL on VLSI design","author":"Frantz","year":"1983"},{"key":"10.1016\/0167-9260(93)90056-I_BIB15","series-title":"Hardware Description Languages","article-title":"The Conlan project: concepts, implementations and applications","author":"Piloty","year":"1987"},{"journal-title":"IEEE Standard VHDL Language Reference Manual, IEEE Std. Systems 1076\u20131987","year":"1987","key":"10.1016\/0167-9260(93)90056-I_BIB16"},{"key":"10.1016\/0167-9260(93)90056-I_BIB17","series-title":"The ACM\/IEEE Workshop on High Level Synthesis","article-title":"A Survey of Synthesis Techniques: Design Demographics and Studies in Operator Synthesis","author":"Lightner","year":"1988"},{"key":"10.1016\/0167-9260(93)90056-I_BIB18","series-title":"Proc. 25th ACM\/IEEE Design Automation Conference","article-title":"A graphical hardware design language","author":"Drongowski","year":"1988"},{"key":"10.1016\/0167-9260(93)90056-I_BIB19","series-title":"25th Design Automation Conference","article-title":"A human machine interface for silicon compilation","author":"Odawara","year":"1988"},{"key":"10.1016\/0167-9260(93)90056-I_BIB20","series-title":"Special Issue on Hardware Description Languages","article-title":"Why do we need computer hardware description languages, Guest Editor's Introduction","author":"Chu","year":"1974"},{"key":"10.1016\/0167-9260(93)90056-I_BIB21","series-title":"Special issue on Computer Hardware Description Languages","article-title":"Hardware Description Language Applications, Guest Editor's Introduction","author":"Su","year":"1977"},{"year":"1981","series-title":"Proceedings of the IFIP TC-10 International Symposium on Computer Hardware Description Languages and their Applications","key":"10.1016\/0167-9260(93)90056-I_BIB22"},{"key":"10.1016\/0167-9260(93)90056-I_BIB23","series-title":"Proc. ICCAD","article-title":"Behavioral synthesis with interfaces","author":"Nestor","year":"1986"},{"key":"10.1016\/0167-9260(93)90056-I_BIB24","series-title":"Proc. ICCD","article-title":"Considering timing constraints in synthesis from a behavioral description","author":"Camposano","year":"1986"},{"key":"10.1016\/0167-9260(93)90056-I_BIB25","series-title":"Proc. ICCAD","article-title":"Synthesis and optimization of interface transducer logic","author":"Borriello","year":"1987"},{"key":"10.1016\/0167-9260(93)90056-I_BIB26","series-title":"Proc. ICCAD","article-title":"Combining event and data-flow graphs in behavioral synthesis","author":"Borriello","year":"1988"},{"issue":"8","key":"10.1016\/0167-9260(93)90056-I_BIB27","doi-asserted-by":"crossref","DOI":"10.1109\/43.3218","article-title":"LES: a layout expert system","volume":"CAD-7","author":"Lin","year":"1988","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"10.1016\/0167-9260(93)90056-I_BIB28","series-title":"Proc. Ninth International Symposium on Computer Hardware Description Languages","article-title":"Using VHDL as a synthesis language in the honeywell VSYNTH system","author":"Harper","year":"1989"},{"key":"10.1016\/0167-9260(93)90056-I_BIB29","doi-asserted-by":"crossref","DOI":"10.1109\/54.75662","article-title":"VHDL as input for high-level synthesis","author":"Camposano","year":"1991","journal-title":"IEEE Design & Test of Computers"},{"key":"10.1016\/0167-9260(93)90056-I_BIB30","series-title":"Proc. 26th DAC","article-title":"Semantics of a hardware design language for Japanese standardization","author":"Yasuura","year":"1989"},{"key":"10.1016\/0167-9260(93)90056-I_BIB31","series-title":"Proc. 11th IFIP Conference on Hardware Description Languages and their Applications (CHDL93)","article-title":"UDL\/I version Two: A New Horizon of HDL Standards","author":"Hoshino","year":"1993"},{"year":"1973","series-title":"Designing Logic Systems using State Machines","author":"Clare","key":"10.1016\/0167-9260(93)90056-I_BIB32"},{"year":"1979","series-title":"Principles of Compiler Design","author":"Aho","key":"10.1016\/0167-9260(93)90056-I_BIB33"},{"key":"10.1016\/0167-9260(93)90056-I_BIB34","article-title":"The value trace: a data base for automated digital design","author":"MacFarland","year":"1979","journal-title":"Tech Rep DRC-01-04-80"},{"key":"10.1016\/0167-9260(93)90056-I_BIB35","article-title":"EXEL: an input language for extensible register transfer compilation","author":"Dutt","year":"1988","journal-title":"Tech. Rep. 88-11"},{"key":"10.1016\/0167-9260(93)90056-I_BIB36","series-title":"Proc. Ninth International Symposium on Computer Hardware Description Languages","article-title":"EXEL: a language for interactive behavioral synthesis","author":"Dutt","year":"1989"},{"key":"10.1016\/0167-9260(93)90056-I_BIB37","doi-asserted-by":"crossref","DOI":"10.1109\/C-M.1981.220300","article-title":"How to flowchart for hardware","author":"Tredennick","year":"1981","journal-title":"IEEE Computer"},{"key":"10.1016\/0167-9260(93)90056-I_BIB38","series-title":"Proc. ICCAD","article-title":"Using statecharts for hardware description","author":"Druzinsky","year":"1981"},{"year":"1974","author":"Jensen","key":"10.1016\/0167-9260(93)90056-I_BIB39"},{"key":"10.1016\/0167-9260(93)90056-I_BIB40","article-title":"GENUS: a generic component library for high level synthesis","author":"Dutt","year":"1974","journal-title":"Tech. Rep. 88-22"},{"key":"10.1016\/0167-9260(93)90056-I_BIB41","series-title":"Proc. 26th ACM\/IEEE Design Automation Conference","article-title":"Designer controlled behavioral synthesis","author":"Dutt","year":"1989"},{"year":"1989","key":"10.1016\/0167-9260(93)90056-I_BIB42"},{"year":"1978","series-title":"Yacc: yet another compiler-compiler","author":"Johnson","key":"10.1016\/0167-9260(93)90056-I_BIB43"},{"key":"10.1016\/0167-9260(93)90056-I_BIB44","unstructured":"M.E. Lesk and E. Schmidt, Lex\u2014a lexical analyzer generator, Bell Laboratories, Murray Hill, NJ."},{"key":"10.1016\/0167-9260(93)90056-I_BIB45","article-title":"Flow graph data structure specifications","author":"Lis","year":"1989","journal-title":"ICS\/UCI CADLAB Internal Memo #4"},{"key":"10.1016\/0167-9260(93)90056-I_BIB46","series-title":"Proc. IEEE\/ACM 26th DAC","article-title":"VHDL synthesis using structured modeling","author":"Lis","year":"1989"},{"key":"10.1016\/0167-9260(93)90056-I_BIB47","series-title":"25th Design Automation Conference","article-title":"MILO: a microarchitecture and logic optimizer","author":"Vander Zanden","year":"1988"},{"key":"10.1016\/0167-9260(93)90056-I_BIB48","series-title":"Proc. 27th ACM\/IEEE Design Automation Conference","article-title":"An intermediate representation for behavioral synthesis","author":"Dutt","year":"1990"},{"article-title":"Translating BIF into VHDL: algorithms and examples","year":"1990","author":"hadley","key":"10.1016\/0167-9260(93)90056-I_BIB49"},{"issue":"12","key":"10.1016\/0167-9260(93)90056-I_BIB50","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1982.1675937","article-title":"Direct implementation of asynchronous control units","volume":"C-31","author":"Hollaar","year":"1990","journal-title":"IEEE Trans. Computers"},{"key":"10.1016\/0167-9260(93)90056-I_BIB51","series-title":"ACM\/IEEE Workshop on High-Level Synthesis","article-title":"Notes on the I8251 ISPS description","author":"Nestor","year":"1988"},{"article-title":"Behavioral synthesis from partial description","year":"1989","author":"Dutt","key":"10.1016\/0167-9260(93)90056-I_BIB52"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609390056I?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:016792609390056I?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:49Z","timestamp":1757453869000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/016792609390056I"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,11]]},"references-count":52,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1993,11]]}},"alternative-id":["016792609390056I"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(93)90056-i","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1993,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A language for designer controlled behavioral synthesis","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(93)90056-I","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1993 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}