{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:29:49Z","timestamp":1757626189582,"version":"3.44.0"},"reference-count":21,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1994,12,1]],"date-time":"1994-12-01T00:00:00Z","timestamp":786240000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1994,12,1]],"date-time":"1994-12-01T00:00:00Z","timestamp":786240000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1994,12]]},"DOI":"10.1016\/0167-9260(94)90012-4","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"73-94","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":8,"title":["On nominal delay minimization in LUT-based FPGA technology mapping"],"prefix":"10.1016","volume":"18","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[]},{"given":"Yuzheng","family":"Ding","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(94)90012-4_BIB1","series-title":"Proc. First Int'l ACM\/SIGDA Workshop on Field Programmable Gate Arrays","first-page":"143","article-title":"Routable Technology Mapping for FPGAs","author":"Bhat","year":"1992"},{"key":"10.1016\/0167-9260(94)90012-4_BIB2","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/54.156154","article-title":"DAG-Map: Graph-based FPGA Technology Mapping for Delay Optimization","author":"Chen","year":"1992","journal-title":"IEEE Design and Test of Computers"},{"issue":"No. 1","key":"10.1016\/0167-9260(94)90012-4_BIB3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/43.273754","article-title":"An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Design","volume":"Vol. 13","author":"Cong","year":"1994","journal-title":"IEEE Trans. on CAD"},{"issue":"No. 2","key":"10.1016\/0167-9260(94)90012-4_BIB4","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/92.285741","article-title":"On Area\/Depth Trade-off in LUT-Based FPGA Technology Mapping","volume":"Vol. 2","author":"Cong","year":"1994","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"10.1016\/0167-9260(94)90012-4_BIB5","series-title":"Proc. IEEE Int'l Conf. on Computer-Aided Design","first-page":"110","article-title":"Beyond the Combinatorial Limit in Depth Minimization for LUT-Based FPGA Designs","author":"Cong","year":"1993"},{"key":"10.1016\/0167-9260(94)90012-4_BIB6","series-title":"Proc. Int'l Conf. on CAD and Computer Graphics","first-page":"599","article-title":"An Optimal Performance-Driven Technology Mapping Algorithm for LUT based FPGAs under Arbitrary Net-Delay Models","author":"Cong","year":"1993"},{"article-title":"On the Lookup-Table Minimization Problem for FPGA Technology Mapping","year":"1993","author":"Farrahi","key":"10.1016\/0167-9260(94)90012-4_BIB7"},{"key":"10.1016\/0167-9260(94)90012-4_BIB8","series-title":"Proc. 28th ACM\/IEEE Design Automation Conference","first-page":"613","article-title":"Fast Technology Mapping for Lookup Table-Based FPGAs","author":"Francis","year":"1991"},{"key":"10.1016\/0167-9260(94)90012-4_BIB9","series-title":"Proc. IEEE Int'l Conf. on Computer-Aided Design","first-page":"568","article-title":"Technology Mapping of Lookup Table-Based FPGAs for Performance","author":"Francis","year":"1991"},{"year":"1979","series-title":"Computer and Intractability: A Guide to the Theory of NP-Completeness","author":"Garey","key":"10.1016\/0167-9260(94)90012-4_BIB10"},{"key":"10.1016\/0167-9260(94)90012-4_BIB11","series-title":"Proc. 28th ACM\/IEEE Design Automation Conference","first-page":"187","article-title":"A CAD System for the Design of Field Programmable Gate Arrays","author":"Hill","year":"1991"},{"key":"10.1016\/0167-9260(94)90012-4_BIB12","series-title":"Proc. 28th ACM\/IEEE Design Automation Conference","first-page":"240","article-title":"Xmap: A Technology Mapper for Table-lookup Field-Programmable Gate Arrays","author":"Karplus","year":"1991"},{"key":"10.1016\/0167-9260(94)90012-4_BIB13","series-title":"Proc. 27th ACM\/IEEE Design Automation Conference","first-page":"620","article-title":"Logic Synthesis Algorithms for Programmable Gate Arrays","author":"Murgai","year":"1990"},{"key":"10.1016\/0167-9260(94)90012-4_BIB14","series-title":"Proc. IEEE Int'l Conf. on Computer-Aided Design","first-page":"572","article-title":"Performance Directed Synthesis for Table Look Up Programmable Gate Arrays","author":"Murgai","year":"1991"},{"key":"10.1016\/0167-9260(94)90012-4_BIB15","series-title":"Proc. IEEE Int'l Conf. on Computer-Aided Design","first-page":"564","article-title":"Improved Logic Synthesis Algorithms for Table Look Up Architectures","author":"Murgai","year":"1991"},{"key":"10.1016\/0167-9260(94)90012-4_BIB16","series-title":"Proc. ACM\/SIGDA Workshop on Field Programmable Gate Arrays","first-page":"83","article-title":"Technology Mapping for Table-Look-Up Based Field Programmable Gate Arrays","author":"Sawkar","year":"1992"},{"key":"10.1016\/0167-9260(94)90012-4_BIB17","series-title":"Proc. 30th ACM\/IEEE Design Automation Conference","first-page":"208","article-title":"Performance Directed Technology Mapping for Look-Up Table Based FPGAs","author":"Sawkar","year":"1993"},{"key":"10.1016\/0167-9260(94)90012-4_BIB18","series-title":"Proc. 1st Int'l Workshop on Field Programmable Logic and Applications","first-page":"201","article-title":"Empirical Evaluation of Multilevel Logic Minimization Tools for a Field Programmable Gate Array Technology","author":"Schlag","year":"1991"},{"key":"10.1016\/0167-9260(94)90012-4_BIB19","series-title":"Proc. IEEE International Conference on Computer Design","first-page":"86","article-title":"Routability-Driven Technology Mapping for Lookup Table-Based FPGAs","author":"Schlag","year":"1992"},{"key":"10.1016\/0167-9260(94)90012-4_BIB20","series-title":"Proc. 28th ACM\/IEEE Design Automation Conference","first-page":"248","article-title":"A Heuristic Method for FPGA Technology Mapping Based on the Edge Visibility","author":"Woo","year":"1991"},{"year":"1992","series-title":"The Programmable Gate Array Data Book","key":"10.1016\/0167-9260(94)90012-4_BIB21"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926094900124?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926094900124?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:37:57Z","timestamp":1757453877000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926094900124"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,12]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1994,12]]}},"alternative-id":["0167926094900124"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(94)90012-4","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1994,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"On nominal delay minimization in LUT-based FPGA technology mapping","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(94)90012-4","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1994 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}