{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:31:04Z","timestamp":1757626264876,"version":"3.44.0"},"reference-count":34,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1995,11,1]],"date-time":"1995-11-01T00:00:00Z","timestamp":815184000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1995,11,1]],"date-time":"1995-11-01T00:00:00Z","timestamp":815184000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[1995,11]]},"DOI":"10.1016\/0167-9260(95)00013-7","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T14:27:12Z","timestamp":1027607232000},"page":"199-218","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":5,"title":["Delay fault diagnosis in sequential circuits based on path tracing"],"prefix":"10.1016","volume":"19","author":[{"given":"P.","family":"Girard","sequence":"first","affiliation":[]},{"given":"C.","family":"Landrault","sequence":"additional","affiliation":[]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[]},{"given":"B.","family":"Rodriguez","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(95)00013-7_BIB1","series-title":"Proc. Internat. Test Conf.","first-page":"187","article-title":"Sequential circuit diagnosis based on formal verification techniques","author":"Cabodi","year":"1992"},{"key":"10.1016\/0167-9260(95)00013-7_BIB2","series-title":"Proc. Eur. Design Auto. Conf.","first-page":"470","article-title":"Diagnosis oriented test pattern generation","author":"Camurati","year":"1990"},{"key":"10.1016\/0167-9260(95)00013-7_BIB3","series-title":"Proc. Internat. Conf. on Computer Aided Design","first-page":"194","article-title":"DIATEST: a fast diagnostic test pattern generator for combinational circuits","author":"Gr\u00fcning","year":"1991"},{"key":"10.1016\/0167-9260(95)00013-7_BIB4","series-title":"Proc. 10th Fault Tolerant Computing Symp.","first-page":"313","article-title":"Fault diagnosis in sequential circuits based on an effect-cause analysis","author":"Abramovici","year":"1980"},{"key":"10.1016\/0167-9260(95)00013-7_BIB5","series-title":"Proc. 20th Design Autom. Conf.","first-page":"214","article-title":"Critical path tracing-an alternative to fault simulation","author":"Abramovici","year":"1983"},{"key":"10.1016\/0167-9260(95)00013-7_BIB6","series-title":"Proc. Eur. Design Auto. Conf.","first-page":"224","article-title":"Model-based fault diagnosis of sequential circuits and its acceleration","author":"Rogel-Favila","year":"1991"},{"key":"10.1016\/0167-9260(95)00013-7_BIB7","doi-asserted-by":"crossref","first-page":"314","DOI":"10.1147\/rd.342.0314","article-title":"An AC test structure for fast memory arrays","volume":"34","author":"Wong","year":"1990","journal-title":"IBM J. Res. Dev."},{"key":"10.1016\/0167-9260(95)00013-7_BIB8","series-title":"Proc. Internat Test Conf.","first-page":"705","article-title":"An implicit delay fault simulation method with approximate detection threshold calculation","author":"Dumas","year":"1993"},{"key":"10.1016\/0167-9260(95)00013-7_BIB9","first-page":"694","article-title":"On delay testing in logic circuits","volume":"CAD-6","author":"Lin","year":"1987","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/0167-9260(95)00013-7_BIB10","series-title":"Proc. 27th Design Auto. Conf.","first-page":"522","article-title":"An efficient delay test generation system for combinational logic circuits","author":"Park","year":"1989"},{"key":"10.1016\/0167-9260(95)00013-7_BIB11","series-title":"Proc. Internat. Conf on VLSI Design","first-page":"4","article-title":"A new method for generating tests for delay faults in non-scan circuits","author":"Agrawal","year":"1992"},{"key":"10.1016\/0167-9260(95)00013-7_BIB12","series-title":"Proc. Asian Test Symp.","first-page":"20","article-title":"Delay fault propagation in synchronous sequential circuits","author":"Cavallera","year":"1994"},{"key":"10.1016\/0167-9260(95)00013-7_BIB13","series-title":"Proc. 29th Design Auto. Conf","first-page":"165","article-title":"Delay fault models and test generation for random logic sequential circuits","author":"Chakraborty","year":"1992"},{"key":"10.1016\/0167-9260(95)00013-7_BIB14","series-title":"Proc. Internat. Test Conf.","first-page":"723","article-title":"Transition fault simulation for sequential circuits","author":"Cheng","year":"1992"},{"key":"10.1016\/0167-9260(95)00013-7_BIB15","series-title":"Proc. 28th Design Auto. Conf.","first-page":"80","article-title":"Robust delay fault test generation and synthesis for testability under a standard scan design methodology","author":"Cheng","year":"1991"},{"key":"10.1016\/0167-9260(95)00013-7_BIB16","series-title":"Proc. Internat. Test Conf.","first-page":"144","article-title":"Delay test generation for synchronous sequential circuits","author":"Devadas","year":"1989"},{"key":"10.1016\/0167-9260(95)00013-7_BIB17","doi-asserted-by":"crossref","first-page":"813","DOI":"10.1109\/43.3952","article-title":"A method of fault analysis for test generation and fault diagnosis","volume":"7","author":"Cox","year":"1988","journal-title":"IEEE Trans. Comput.-Aided Des."},{"key":"10.1016\/0167-9260(95)00013-7_BIB18","series-title":"Proc. Eur. Design and Test Conf.","first-page":"518","article-title":"Effectiveness of a variable sampling time strategy for delay fault diagnosis","author":"Dumas","year":"1994"},{"key":"10.1016\/0167-9260(95)00013-7_BIB19","series-title":"Proc. 29th Design Autom. Conf.","first-page":"357","article-title":"A novel approach to delay fault diagnosis","author":"Girard","year":"1992"},{"key":"10.1016\/0167-9260(95)00013-7_BIB20","series-title":"IEEE VLSI Test Symp.","first-page":"247","article-title":"Developments in delay testing","author":"Savir","year":"1992"},{"key":"10.1016\/0167-9260(95)00013-7_BIB21","series-title":"Proc. Internat Test Conf.","first-page":"845","article-title":"On the detection of delay faults","author":"Pramanick","year":"1988"},{"key":"10.1016\/0167-9260(95)00013-7_BIB22","series-title":"Proc. Internat. Test Conf.","first-page":"342","article-title":"Model for delay faults based upon paths","author":"Smith","year":"1985"},{"key":"10.1016\/0167-9260(95)00013-7_BIB23","series-title":"Proc. Inernat. Conf. on VLSI Design","first-page":"269","article-title":"A path delay fault simulator for sequential circuits","author":"Bose","year":"1993"},{"key":"10.1016\/0167-9260(95)00013-7_BIB24","series-title":"Proc. 29th Design Auto. Conf.","first-page":"177","article-title":"At-speed delay testing of synchronous sequential circuits","author":"Pomeranz","year":"1992"},{"key":"10.1016\/0167-9260(95)00013-7_BIB25","series-title":"Proc. EURO-DAC","first-page":"428","article-title":"SPADES: a simulator for path delay faults in sequential circuits","author":"Pomeranz","year":"1992"},{"key":"10.1016\/0167-9260(95)00013-7_BIB26","series-title":"Proc. Eur. Design Auto. Conf.","first-page":"280","article-title":"Energy minimization based delay testing","author":"Chakradar","year":"1992"},{"key":"10.1016\/0167-9260(95)00013-7_BIB27","doi-asserted-by":"crossref","first-page":"746","DOI":"10.1109\/T-C.1975.224296","article-title":"Properties of faults and criticalities of values under tests for combinational networks","volume":"Vol. C-24","author":"Wang","year":"1975","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0167-9260(95)00013-7_BIB28","series-title":"Proc. Inernat. Conf. on CAD","first-page":"162","article-title":"Critical path tracing in sequential circuits","author":"Menon","year":"1988"},{"key":"10.1016\/0167-9260(95)00013-7_BIB29","series-title":"Proc. Euro. Test Conf.","first-page":"83","article-title":"A reconvergent fanout analysis for the CPT algorithm used in delay fault diagnosis","author":"Girard","year":"1993"},{"key":"10.1016\/0167-9260(95)00013-7_BIB30","series-title":"Proc. IEEE Internat. Symp. on Circuits and Systems","first-page":"122","article-title":"A reconvergent fanout analysis for efficient exact fault simulation of combinational circuits","author":"Maamari","year":"1988"},{"key":"10.1016\/0167-9260(95)00013-7_BIB31","article-title":"Diagnosis of automata failures: a calculus and a method","volume":"10","author":"Roth","year":"1966","journal-title":"J. Res. Dev."},{"key":"10.1016\/0167-9260(95)00013-7_BIB32","series-title":"Proc. VLSI Test Symp.","first-page":"263","article-title":"A simulation based approach to test pattern generation for synchronous sequential circuits","author":"Camurati","year":"1992"},{"key":"10.1016\/0167-9260(95)00013-7_BIB33","series-title":"Proc. Eur. Design and Test Conf.","first-page":"308","article-title":"Gate delay fault test generation for non-scan circuits","author":"van Brakel","year":"1995"},{"key":"10.1016\/0167-9260(95)00013-7_BIB34","series-title":"Proc. Internat. Symp. on Circuits and Systems","first-page":"1929","article-title":"Combinational profiles of sequential benchmark circuits","author":"Brglez","year":"1989"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926095000137?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926095000137?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:36:49Z","timestamp":1757453809000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926095000137"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1995,11]]},"references-count":34,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1995,11]]}},"alternative-id":["0167926095000137"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(95)00013-7","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[1995,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Delay fault diagnosis in sequential circuits based on path tracing","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0167-9260(95)00013-7","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1995 Published by Elsevier B.V.","name":"copyright","label":"Copyright"}]}}