{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T06:07:43Z","timestamp":1762322863403},"reference-count":20,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[1986,1,1]],"date-time":"1986-01-01T00:00:00Z","timestamp":504921600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2013,7,17]],"date-time":"2013-07-17T00:00:00Z","timestamp":1374019200000},"content-version":"vor","delay-in-days":10059,"URL":"https:\/\/www.elsevier.com\/open-access\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Theoretical Computer Science"],"published-print":{"date-parts":[[1986]]},"DOI":"10.1016\/0304-3975(86)90084-8","type":"journal-article","created":{"date-parts":[[2003,4,25]],"date-time":"2003-04-25T06:09:04Z","timestamp":1051250944000},"page":"75-94","source":"Crossref","is-referenced-by-count":76,"special_numbering":"C","title":["A unified theory of interconnection network structure"],"prefix":"10.1016","volume":"48","author":[{"given":"Clyde P.","family":"Kruskal","sequence":"first","affiliation":[]},{"given":"Marc","family":"Snir","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0304-3975(86)90084-8_BIB1","series-title":"Proc. 1976 Internat. Conf. Parallel Processing","first-page":"65","article-title":"The flip network in STARAN","author":"Batcher","year":"1976"},{"key":"10.1016\/0304-3975(86)90084-8_BIB","unstructured":"L.N. Bhuyan and D.P. Agrawal, Design and performance of a general class of interconnection networks, Proc. 1982 Internat. Conf. on Parallel Processing, Columbus, OH, U.S.A."},{"key":"10.1016\/0304-3975(86)90084-8_BIB3","article-title":"Packet communication in delta and related networks","author":"Dias","year":"1981"},{"key":"10.1016\/0304-3975(86)90084-8_BIB4","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/C-M.1981.220295","article-title":"Packet switching interconnection networks for modular systems","volume":"14","author":"Dias","year":"1981","journal-title":"Computer"},{"key":"10.1016\/0304-3975(86)90084-8_BIB5","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1109\/T-C.1974.223927","article-title":"Data manipulating functions in parallel processors and their implementations","volume":"C-23","author":"Feng","year":"1974","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0304-3975(86)90084-8_BIB6","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/C-M.1981.220290","article-title":"A survey of interconnection networks","volume":"14","author":"Feng","year":"1981","journal-title":"Computer"},{"key":"10.1016\/0304-3975(86)90084-8_BIB7","series-title":"1st Ann. Symp. on Computer Architecture","first-page":"21","article-title":"Banyan networks for partitioning multiprocessor systems","author":"Goke","year":"1973"},{"key":"10.1016\/0304-3975(86)90084-8_BIB8","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1109\/TC.1983.1676201","article-title":"The NYU Ultracomputer\u2014designing an MIMD, Shared-Memory Parallel Machine","volume":"C-32","author":"Gottlieb","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0304-3975(86)90084-8_BIB9","series-title":"Proc. 1982 Conf. on Information Sciences and Systems","article-title":"Some results on multistage interconnection networks for multiprocesors","author":"Kruskal","year":"1982"},{"key":"10.1016\/0304-3975(86)90084-8_BIB10_1","series-title":"Current Advances in Distributed Computing and Communications","article-title":"Optimal interconnection networks for parallel processors: The importance of being square","author":"Kruskal","year":"1987"},{"key":"10.1016\/0304-3975(86)90084-8_BIB10_2","series-title":"Proc. 11th Ann. Internat. Symp. on Computer Architecture","first-page":"91","author":"Kruskal","year":"1984"},{"key":"10.1016\/0304-3975(86)90084-8_BIB11","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1109\/T-C.1975.224157","article-title":"Access and alignment of data in an array processor","volume":"C-24","author":"Lawrie","year":"1975","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0304-3975(86)90084-8_BIB12","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/TC.1980.1675553","article-title":"Notes on shuffle\/exchange-type switching networks","volume":"C-29","author":"Parker","year":"1980","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0304-3975(86)90084-8_BIB13","doi-asserted-by":"crossref","first-page":"771","DOI":"10.1109\/TC.1981.1675695","article-title":"Performance of processor-memory interconnections for multiprocessors","volume":"C-30","author":"Patel","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0304-3975(86)90084-8_BIB14","doi-asserted-by":"crossref","first-page":"458","DOI":"10.1109\/TC.1977.1674863","article-title":"The indirect binary n-cube microprocessor array","volume":"C-26","author":"Pease","year":"1977","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0304-3975(86)90084-8_BIB15","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MC.1979.1658780","article-title":"Interconnection networks for SIMD machines","volume":"12","author":"Siegel","year":"1979","journal-title":"Computer"},{"key":"10.1016\/0304-3975(86)90084-8_BIB16","series-title":"Proc. 5th Ann. Symp. on Computer Architecture","first-page":"223","article-title":"Study of multistage SIMD interconnection networks","author":"Siegel","year":"1978"},{"key":"10.1016\/0304-3975(86)90084-8_BIB17","series-title":"Interconnection Networks for Large-Scale Parallel Processing: Theory and Case Studies","author":"Siegel","year":"1985"},{"key":"10.1016\/0304-3975(86)90084-8_BIB18","series-title":"Proc. 19th Allerton Conf. on Communication, Control, and Computing","article-title":"A flexible packet-switching chip and its applications","author":"Weide","year":"1981"},{"key":"10.1016\/0304-3975(86)90084-8_BIB19","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TC.1980.1675651","article-title":"On a class of multistage interconnection networks","volume":"C-29","author":"Wu","year":"1980","journal-title":"IEEE Trans. Comput."}],"container-title":["Theoretical Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0304397586900848?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0304397586900848?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,21]],"date-time":"2019-03-21T16:53:59Z","timestamp":1553187239000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0304397586900848"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986]]},"references-count":20,"alternative-id":["0304397586900848"],"URL":"https:\/\/doi.org\/10.1016\/0304-3975(86)90084-8","relation":{},"ISSN":["0304-3975"],"issn-type":[{"value":"0304-3975","type":"print"}],"subject":[],"published":{"date-parts":[[1986]]}}}