{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T02:25:54Z","timestamp":1777515954388,"version":"3.51.4"},"reference-count":31,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1984,8,1]],"date-time":"1984-08-01T00:00:00Z","timestamp":460166400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1984,8,1]],"date-time":"1984-08-01T00:00:00Z","timestamp":460166400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[1984,8]]},"DOI":"10.1016\/0743-7315(84)90010-8","type":"journal-article","created":{"date-parts":[[2004,2,23]],"date-time":"2004-02-23T15:14:09Z","timestamp":1077549249000},"page":"32-63","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":127,"title":["Wafer-scale integration and two-level pipelined implementations of systolic arrays"],"prefix":"10.1016","volume":"1","author":[{"given":"H.T.","family":"Kung","sequence":"first","affiliation":[]},{"given":"Monica S.","family":"Lam","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0743-7315(84)90010-8_BIB1","series-title":"VLSI '83","first-page":"227","article-title":"A CMOS implementation of a systolic multi-bit convolver chip","author":"Evans","year":"1983"},{"key":"10.1016\/0743-7315(84)90010-8_BIB2","series-title":"Proc. International Conference on Computer Design: VLSI in Computers","first-page":"370","article-title":"On the implementation and use of systolic array processors","author":"Kung","year":"1983"},{"key":"10.1016\/0743-7315(84)90010-8_BIB3","article-title":"NOSC systolic processor testbed","author":"Symanski","year":"1983"},{"issue":"10","key":"10.1016\/0743-7315(84)90010-8_BIB4","doi-asserted-by":"crossref","first-page":"1000","DOI":"10.1109\/TC.1982.1675909","article-title":"Systolic processing and an implementation for signal and image processing","volume":"C-31","author":"Yen","year":"1982","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"10.1016\/0743-7315(84)90010-8_BIB5","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.1981.1051630","article-title":"Laser programmable redundancy and yield improvement in a 64K DRAM","volume":"SC-16","author":"Smith","year":"1981","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0743-7315(84)90010-8_BIB6","article-title":"Semiannual technical summary: Restructurable VLSI program","author":"Lincoln Laboratory","year":"1981"},{"issue":"10","key":"10.1016\/0743-7315(84)90010-8_BIB7","first-page":"121","article-title":"ALU, multiplier chips zip through IEEE floating-point operations","volume":"56","author":"Woo","year":"1983","journal-title":"Electronics"},{"issue":"1","key":"10.1016\/0743-7315(84)90010-8_BIB8_1","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1016\/0262-8856(83)90005-7","article-title":"Two-level pipelined systolic array for multidimensional convolution","volume":"1","author":"Kung","year":"1983","journal-title":"Image and Vision Computing"},{"issue":"1","key":"10.1016\/0743-7315(84)90010-8_BIB9","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","article-title":"Why systolic architectures?","volume":"15","author":"Kung","year":"1982","journal-title":"Comput. Mag."},{"issue":"3","key":"10.1016\/0743-7315(84)90010-8_BIB10","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1109\/JSSC.1978.1051050","article-title":"Wafer scale integration-A fault tolerant procedure","volume":"SC-13","author":"Aubusson","year":"1978","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0743-7315(84)90010-8_BIB11","series-title":"Proc. 9th Annual Symposium on Computer Architecture","first-page":"190","article-title":"Fault-tolerant wafer-scale architectures for VLSI","author":"Fussel","year":"1982"},{"key":"10.1016\/0743-7315(84)90010-8_BIB12","series-title":"Proc. 8th Annual Symposium on Computer Architecture","first-page":"425","article-title":"A reconfigurable and fault-tolerant VLSI multiprocessor array","author":"Koren","year":"1981"},{"issue":"6","key":"10.1016\/0743-7315(84)90010-8_BIB13","doi-asserted-by":"crossref","first-page":"536","DOI":"10.1109\/TC.1977.1674879","article-title":"An approach to highly integrated, computer-maintained cellular arrays","volume":"C-26","author":"Manning","year":"1977","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(84)90010-8_BIB14","article-title":"On designing fault-tolerant arrays of processors","author":"Rosenberg","year":"1982"},{"key":"10.1016\/0743-7315(84)90010-8_BIB15","article-title":"The Diogenes approach to testable fault-tolerant networks of processors","author":"Rosenberg","year":"1982"},{"key":"10.1016\/0743-7315(84)90010-8_BIB16","series-title":"Proc. 23rd Annual Symposium on Foundations of Computer Science","first-page":"279","article-title":"Wafer-scale integration of systolic arrays","author":"Leighton","year":"1982"},{"key":"10.1016\/0743-7315(84)90010-8_BIB17","article-title":"Configuration of VLSI arrays in the presence of defects","author":"Greene","year":"1983"},{"issue":"1","key":"10.1016\/0743-7315(84)90010-8_BIB18","first-page":"41","article-title":"Optimizing synchronous systems","volume":"1","author":"Leiserson","year":"1983","journal-title":"J. VLSI and Computer Systems"},{"key":"10.1016\/0743-7315(84)90010-8_BIB19","article-title":"Area-Efficient VLSI Computation","author":"Leiserson","year":"1981"},{"key":"10.1016\/0743-7315(84)90010-8_BIB20","series-title":"VLSI Systems and Computations","first-page":"226","article-title":"A wavefront notation tool for VLSI array design","author":"Weiser","year":"1981"},{"key":"10.1016\/0743-7315(84)90010-8_BIB21","series-title":"Theory and Application of Digital Signal Processing","author":"Rabiner","year":"1975"},{"key":"10.1016\/0743-7315(84)90010-8_BIB22","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1109\/T-C.1971.223205","article-title":"Parallel processing with the perfect shuffle","volume":"C-20","author":"Stone","year":"1971","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(84)90010-8_BIB23","series-title":"Proc. 10th Annual Symposium on Computer Architecture","first-page":"48","article-title":"Architecture of the PSC: A programmable systolic chip","author":"Fisher","year":"1983"},{"key":"10.1016\/0743-7315(84)90010-8_BIB24","series-title":"Proc. Third Caltech Conference on Very Large Scale Integration","first-page":"287","article-title":"Design of the PSC: A programmable systolic chip","author":"Fisher","year":"1983"},{"key":"10.1016\/0743-7315(84)90010-8_BIB25_1","series-title":"Sparse Matrix Proceedings 1978","first-page":"256","article-title":"Systolic arrays (for VLSI)","author":"Kung","year":"1979"},{"key":"10.1016\/0743-7315(84)90010-8_BIB25_2","series-title":"Introduction to VLSI Systems","first-page":"37","year":"1980"},{"key":"10.1016\/0743-7315(84)90010-8_BIB26","series-title":"Proc. Conference on Advanced Research in VLSI","first-page":"113","article-title":"Systolic networks for orthogonal equivalence transformations and their applications","author":"Heller","year":"1982"},{"key":"10.1016\/0743-7315(84)90010-8_BIB27","series-title":"Proc. Conference on Very Large Scale Integration: Architecture, Design, Fabrication","first-page":"65","article-title":"Let's design algorithms for VLSI Systems","author":"Kung","year":"1979"},{"key":"10.1016\/0743-7315(84)90010-8_BIB28","first-page":"19","article-title":"Matrix triangularization by systolic arrays","author":"Gentleman","year":"1981"},{"key":"10.1016\/0743-7315(84)90010-8_BIB29","series-title":"Proc. Conference on Very Large Scale Integration: Architecture, Design, Fabrication","first-page":"509","article-title":"Direct VLSI implementation of combinatorial algorithms","author":"Guibas","year":"1979"},{"key":"10.1016\/0743-7315(84)90010-8_BIB30","article-title":"Systolic arrays for connectivity problems and triangularization for band matrices","author":"Tchuente","year":"1983"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731584900108?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731584900108?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T14:29:57Z","timestamp":1757514597000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0743731584900108"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1984,8]]},"references-count":31,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1984,8]]}},"alternative-id":["0743731584900108"],"URL":"https:\/\/doi.org\/10.1016\/0743-7315(84)90010-8","relation":{},"ISSN":["0743-7315"],"issn-type":[{"value":"0743-7315","type":"print"}],"subject":[],"published":{"date-parts":[[1984,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Wafer-scale integration and two-level pipelined implementations of systolic arrays","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0743-7315(84)90010-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1984 Published by Elsevier Inc.","name":"copyright","label":"Copyright"}]}}