{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:25:42Z","timestamp":1757629542570,"version":"3.44.0"},"reference-count":17,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[1985,11,1]],"date-time":"1985-11-01T00:00:00Z","timestamp":499651200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1985,11,1]],"date-time":"1985-11-01T00:00:00Z","timestamp":499651200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[1985,11]]},"DOI":"10.1016\/0743-7315(85)90020-6","type":"journal-article","created":{"date-parts":[[2004,2,23]],"date-time":"2004-02-23T15:14:09Z","timestamp":1077549249000},"page":"362-375","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Software implementation of floating-point arithmetic on a reduced-instruction-set processor"],"prefix":"10.1016","volume":"2","author":[{"given":"Thomas","family":"Gross","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0743-7315(85)90020-6_BIB1","series-title":"Proc. 7th Symposium on Computer Arithmetic","first-page":"93","article-title":"VLSI floating-point processors","author":"Fandrianto","year":"1985"},{"article-title":"Summary of MIPS instructions","year":"1983","author":"Gill","key":"10.1016\/0743-7315(85)90020-6_BIB2"},{"key":"10.1016\/0743-7315(85)90020-6_BIB3","series-title":"Proc. 7th Symposium on Computer Arithmetic","first-page":"86","article-title":"Floating point arithmetic on a reduced-instruction-set processor","author":"Gross","year":"1985"},{"key":"10.1016\/0743-7315(85)90020-6_BIB4","series-title":"Proc. CMU Conference on VLSI Systems and Computations","first-page":"337","article-title":"MIPS; A VLSI processor architecture","author":"Hennessy","year":"1981"},{"key":"10.1016\/0743-7315(85)90020-6_BIB5","series-title":"Proc. SIGARCHISIGPLAN Symposium on Architectural Support for Programming Languages and Operating Systems","first-page":"2","article-title":"Hardware\/software tradeoffs for increased performance","author":"Hennessy","year":"1982"},{"issue":"3","key":"10.1016\/0743-7315(85)90020-6_BIB6","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/C-M.1981.220381","article-title":"Applications of the proposed standard for floating-point arithmetic","volume":"14","author":"Hough","year":"1981","journal-title":"Computer"},{"issue":"3","key":"10.1016\/0743-7315(85)90020-6_BIB7","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/C-M.1981.220377","article-title":"A proposed standard for binary floating-point arithmetic","volume":"14","year":"1981","journal-title":"Computer"},{"key":"10.1016\/0743-7315(85)90020-6_BIB8","unstructured":"Jouppi, N. Multiplication and division features in MIPS. Project Report, Stanford University."},{"year":"1980","series-title":"Computer Programming and Architecture-The VAX-11","author":"Levy","key":"10.1016\/0743-7315(85)90020-6_BIB9"},{"issue":"1","key":"10.1016\/0743-7315(85)90020-6_BIB10","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1145\/2465.214917","article-title":"Reduced instruction set computers","volume":"28","author":"Patterson","year":"1985","journal-title":"Comm. ACM"},{"issue":"6","key":"10.1016\/0743-7315(85)90020-6_BIB11","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/641914.641917","article-title":"The case for the reduced instruction set computer","volume":"8","author":"Patterson","year":"1980","journal-title":"Comput. Architecture News"},{"issue":"9","key":"10.1016\/0743-7315(85)90020-6_BIB12","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MC.1982.1654133","volume":"15","author":"Patterson","year":"1982","journal-title":"Computer"},{"issue":"3","key":"10.1016\/0743-7315(85)90020-6_BIB13","article-title":"Organization and VLSI implementation of MIPS","volume":"1","author":"Przybylski","year":"1984","journal-title":"J. VLSI and Comput. Systems"},{"key":"10.1016\/0743-7315(85)90020-6_BIB14","series-title":"Proc. Conference on Advanced Research in VLSI","first-page":"100","article-title":"The design verification and testing of MIPS","author":"Przybylski","year":"1984"},{"key":"10.1016\/0743-7315(85)90020-6_BIB15","series-title":"Proc. SIGARCHISIGPLAN Symposium on Architectural Support for Programming Languages and Operating Systems","first-page":"39","article-title":"The 801 minicomputer","author":"Radin","year":"1982"},{"key":"10.1016\/0743-7315(85)90020-6_BIB16","unstructured":"Sippel, T. N. Floating RISCs: Implementation and analysis of floating point on RISC, I. Research Project, University of California, Berkeley."},{"issue":"1","key":"10.1016\/0743-7315(85)90020-6_BIB17","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1147\/sj.41.0031","article-title":"An analysis of floating point addition","volume":"4","author":"Sweeney","year":"1965","journal-title":"IBM Systems"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731585900206?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731585900206?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T14:28:46Z","timestamp":1757514526000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0743731585900206"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985,11]]},"references-count":17,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1985,11]]}},"alternative-id":["0743731585900206"],"URL":"https:\/\/doi.org\/10.1016\/0743-7315(85)90020-6","relation":{},"ISSN":["0743-7315"],"issn-type":[{"type":"print","value":"0743-7315"}],"subject":[],"published":{"date-parts":[[1985,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Software implementation of floating-point arithmetic on a reduced-instruction-set processor","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0743-7315(85)90020-6","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1985 Published by Elsevier Inc.","name":"copyright","label":"Copyright"}]}}