{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:24:09Z","timestamp":1757629449305,"version":"3.44.0"},"reference-count":19,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[1985,11,1]],"date-time":"1985-11-01T00:00:00Z","timestamp":499651200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1985,11,1]],"date-time":"1985-11-01T00:00:00Z","timestamp":499651200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[1985,11]]},"DOI":"10.1016\/0743-7315(85)90021-8","type":"journal-article","created":{"date-parts":[[2004,2,23]],"date-time":"2004-02-23T15:14:09Z","timestamp":1077549249000},"page":"376-390","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":5,"title":["A fast inner product processor based on equal alignments"],"prefix":"10.1016","volume":"2","author":[{"given":"S.P.","family":"Smith","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.C.","family":"Torng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"2, 3","key":"10.1016\/0743-7315(85)90021-8_BIB1","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1016\/S0167-9260(83)80021-2","article-title":"VLSI systolic arrays for band matrix multiplication","volume":"1","author":"Alia","year":"1983","journal-title":"Integration"},{"issue":"12","key":"10.1016\/0743-7315(85)90021-8_BIB2","doi-asserted-by":"crossref","first-page":"944","DOI":"10.1109\/TC.1979.1675288","article-title":"Comments on \u201cinner product computers.\u201d","volume":"C-28","author":"Blankenbaker","year":"1979","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90021-8_BIB3","series-title":"Proc. Caltech Conference on VLSI","first-page":"155","article-title":"Bit-serial inner product processors in VLSI","author":"Buric","year":"1981"},{"issue":"12","key":"10.1016\/0743-7315(85)90021-8_BIB4","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/T-C.1973.223648","article-title":"A two's complement parallel array multiplication algorithm","volume":"C-22","author":"Baugh","year":"1973","journal-title":"IEEE Trans. Comput."},{"year":"1984","series-title":"Digital Computer Arithmetic: Design and Implementation","author":"Cavanaugh","key":"10.1016\/0743-7315(85)90021-8_BIB5"},{"key":"10.1016\/0743-7315(85)90021-8_BIB6","series-title":"Proc. IEEE Int. Conf. Parallel Processing","first-page":"90","article-title":"Efficient matrix multiplications on a concurrent data-loading array processor","author":"Chen","year":"1983"},{"key":"10.1016\/0743-7315(85)90021-8_BIB7","series-title":"Proc. IEEE 5th Symposium Computer Arithmetic","first-page":"207","article-title":"Arithmetic array for fast inner product evaluation","author":"Ciminiera","year":"1981"},{"year":"1979","series-title":"Computer Arithmetic: Principles, Architecture, and Design","author":"Hwang","key":"10.1016\/0743-7315(85)90021-8_BIB8"},{"key":"10.1016\/0743-7315(85)90021-8_BIB9","series-title":"Introduction to VLSI Systems","first-page":"271","article-title":"Algorithms for VLSI processor arrays","author":"Kung","year":"1980"},{"key":"10.1016\/0743-7315(85)90021-8_BIB10","first-page":"76","article-title":"Special-purpose devices for signal and image processing: An opportunity in very large scale integration (VLSI)","volume":"241","author":"Kung","year":"1980","journal-title":"SPIE Real-Time Signal Process. III"},{"issue":"1","key":"10.1016\/0743-7315(85)90021-8_BIB11","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","article-title":"Why systolic architectures?","volume":"15","author":"Kung","year":"1982","journal-title":"Computer"},{"issue":"11","key":"10.1016\/0743-7315(85)90021-8_BIB12","doi-asserted-by":"crossref","first-page":"1054","DOI":"10.1109\/TC.1982.1675922","article-title":"Wavefront array processor: Language, architecture, and applications","volume":"C-31","author":"Kung","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90021-8_BIB13","first-page":"125","article-title":"Bit-level systolic array circuit for matrix vector multiplication","volume":"130","author":"McCanny","year":"1983"},{"article-title":"Design of a fast inner product processor","year":"1984","author":"Smith","key":"10.1016\/0743-7315(85)90021-8_BIB14"},{"issue":"4","key":"10.1016\/0743-7315(85)90021-8_BIB15","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1109\/T-C.1973.223717","article-title":"The quasi-serial multiplier","volume":"C-22","author":"Swartzlander","year":"1973","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"10.1016\/0743-7315(85)90021-8_BIB16","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/TC.1978.1674948","article-title":"Inner product computers","volume":"C-27","author":"Swartzlander","year":"1978","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90021-8_BIB17","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","article-title":"A suggestion for a fast multiplier","volume":"EC-13","author":"Wallace","year":"1964","journal-title":"IEEE Trans. Electron. Comput."},{"issue":"10","key":"10.1016\/0743-7315(85)90021-8_BIB18","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1109\/C-M.1978.217939","article-title":"High-speed monolithic multipliers for real-time digital signal processing","volume":"11","author":"Waser","year":"1978","journal-title":"Computer"},{"key":"10.1016\/0743-7315(85)90021-8_BIB19","first-page":"2","article-title":"Optical sensor signal processing requirements for ballistic missile defense","volume":"241","author":"Wilcox","year":"1980","journal-title":"SPIE Real-Time Signal Process.III"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731585900218?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731585900218?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T14:28:53Z","timestamp":1757514533000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0743731585900218"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985,11]]},"references-count":19,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1985,11]]}},"alternative-id":["0743731585900218"],"URL":"https:\/\/doi.org\/10.1016\/0743-7315(85)90021-8","relation":{},"ISSN":["0743-7315"],"issn-type":[{"type":"print","value":"0743-7315"}],"subject":[],"published":{"date-parts":[[1985,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A fast inner product processor based on equal alignments","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0743-7315(85)90021-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1985 Published by Elsevier Inc.","name":"copyright","label":"Copyright"}]}}