{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:25:52Z","timestamp":1757629552453,"version":"3.44.0"},"reference-count":49,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1985,2,1]],"date-time":"1985-02-01T00:00:00Z","timestamp":476064000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1985,2,1]],"date-time":"1985-02-01T00:00:00Z","timestamp":476064000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[1985,2]]},"DOI":"10.1016\/0743-7315(85)90039-5","type":"journal-article","created":{"date-parts":[[2004,2,23]],"date-time":"2004-02-23T15:14:09Z","timestamp":1077549249000},"page":"79-107","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":8,"title":["Evaluation of cube and data manipulator networks"],"prefix":"10.1016","volume":"2","author":[{"given":"Robert J.","family":"McMillen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Howard Jay","family":"Siegel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0743-7315(85)90039-5_BIB1","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1109\/TC.1982.1675992","article-title":"On the number of permutations performable by the augmented data manipulator network","volume":"C-31","author":"Adams","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB2","doi-asserted-by":"crossref","first-page":"443","DOI":"10.1109\/TC.1982.1676021","article-title":"The extra stage cube: A fault-tolerant interconnection network for supersystems","volume":"C-31","author":"Adams","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB3","series-title":"Proc. 1st Int. Conf. Computers and Applications","first-page":"585","article-title":"The use of 4 x 4 switching elements in the multistage cube networks","author":"Adams","year":"1984"},{"key":"10.1016\/0743-7315(85)90039-5_BIB4","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/MC.1982.1653997","article-title":"Testing and fault-tolerance of multistage interconnection networks","volume":"15","author":"Agrawal","year":"1982","journal-title":"Computer"},{"key":"10.1016\/0743-7315(85)90039-5_BIB5","doi-asserted-by":"crossref","first-page":"637","DOI":"10.1109\/TC.1983.1676295","article-title":"Graph theoretical analysis and design of multistage interconnection networks","volume":"C-32","author":"Agrawal","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB6","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1145\/356654.356658","article-title":"Computer interconnection structures: Taxonomy, characteristics, and examples","volume":"7","author":"Anderson","year":"1975","journal-title":"ACM Comput. Surveys"},{"key":"10.1016\/0743-7315(85)90039-5_BIB7","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/C-M.1981.220293","article-title":"Design and validation of a connection network for many-processor multiprocessor systems","volume":"14","author":"Barnes","year":"1981","journal-title":"Computer"},{"key":"10.1016\/0743-7315(85)90039-5_BIB8","series-title":"Proc. AFIPS 1974 Nat. Computer Conf.","first-page":"405","article-title":"STARAN parallel processor system hardware","author":"Batcher","year":"1974"},{"key":"10.1016\/0743-7315(85)90039-5_BIB9","first-page":"65","article-title":"The flip network in STARAN","author":"Batcher","year":"1976"},{"key":"10.1016\/0743-7315(85)90039-5_BIB10","doi-asserted-by":"crossref","first-page":"969","DOI":"10.1109\/TC.1982.1675906","article-title":"PUMPS architecture for pattern analysis and image data-base management","volume":"C-31","author":"Briggs","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB11","series-title":"14th Annual Hawaii Int. Conf. System Science","first-page":"210","article-title":"Modular interconnection networks with asynchronous control","author":"Ciminiera","year":"1981"},{"key":"10.1016\/0743-7315(85)90039-5_BIB12","series-title":"1982 Int. Conf. Parallel Processing","first-page":"113","article-title":"A fault-tolerant connecting network for multiprocessor systems","author":"Ciminiera","year":"1982"},{"key":"10.1016\/0743-7315(85)90039-5_BIB13","series-title":"Proc. 5th Annual Int. Symp. Computer Architecture","first-page":"144","article-title":"X-tree: A tree structured multi-processor computer architecture","author":"Despain","year":"1978"},{"key":"10.1016\/0743-7315(85)90039-5_BIB14","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1109\/TC.1981.1675775","article-title":"Analysis and simulation of buffered delta networks","volume":"C-30","author":"Dias","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB15","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1109\/T-C.1974.223927","article-title":"Data manipulating functions in parallel processors and their implementations","volume":"C-23","author":"Feng","year":"1974","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB16","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/C-M.1981.220290","article-title":"A survey of interconnection networks","volume":"14","author":"Feng","year":"1981","journal-title":"Computer"},{"key":"10.1016\/0743-7315(85)90039-5_BIB17","doi-asserted-by":"crossref","first-page":"743","DOI":"10.1109\/TC.1981.1675693","article-title":"Fault-diagnosis for a class of multistage interconnection networks","volume":"C-30","author":"Feng","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB18","first-page":"1901","article-title":"Very high-speed computing systems","volume":"54","author":"Flynn","year":"1966"},{"key":"10.1016\/0743-7315(85)90039-5_BIB19","series-title":"Proc. 1st Annual Int. Symp. Computer Architecture","first-page":"21","article-title":"Banyan networks for partitioning multiprocessor systems","author":"Goke","year":"1973"},{"key":"10.1016\/0743-7315(85)90039-5_BIB20","series-title":"Proc. 9th Annual Int. Symp. Computer Architecture","first-page":"81","article-title":"A control processor for a reconfigurable array computer","author":"Jenevein","year":"1982"},{"key":"10.1016\/0743-7315(85)90039-5_BIB21","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/TC.1976.5009205","article-title":"A shuffle-exchange network with simplified control","volume":"C-25","author":"Lang","year":"1976","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB22","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1109\/T-C.1975.224157","article-title":"Access and alignment of data in an array processor","volume":"C-24","author":"Lawrie","year":"1975","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB23","first-page":"1","article-title":"A description method of interconnection networks","volume":"1","author":"Malek","year":"1981","journal-title":"IEEE Tech. Committee Distrib. Process. Quart."},{"key":"10.1016\/0743-7315(85)90039-5_BIB24","series-title":"Proc. Compsac","first-page":"346","article-title":"The advanced data processing test bed","author":"McDonald","year":"1978"},{"key":"10.1016\/0743-7315(85)90039-5_BIB25","series-title":"Proc. 1981 Int. Conf. Parallel Processing","first-page":"229","article-title":"Performance and implementation of 4 x 4 switching nodes in an interconnection network for PASM","author":"McMillen","year":"1981"},{"key":"10.1016\/0743-7315(85)90039-5_BIB26","series-title":"Proc. Distributed Data Acquisition, Computing, and Control Symp.","first-page":"11","article-title":"The hybrid cube network","author":"McMillen","year":"1980"},{"key":"10.1016\/0743-7315(85)90039-5_BIB27","series-title":"Proc. 9th Annual Int. Symp. Computer Architecture","first-page":"63","article-title":"Performance and fault tolerance improvements in the inverse augmented data manipulator network","author":"McMillen","year":"1982"},{"key":"10.1016\/0743-7315(85)90039-5_BIB28","doi-asserted-by":"crossref","first-page":"1202","DOI":"10.1109\/TC.1982.1675944","article-title":"Routing schemes for the augmented data manipulator network in an MIMD system","volume":"C-31","author":"McMillen","year":"1982","journal-title":"IEEE Trans Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB29","series-title":"Proc. 9th Annual Int. Symp. Computer Architecture","first-page":"73","article-title":"The Gamma network: A multiprocessor network with redundant paths","author":"Parker","year":"1982"},{"key":"10.1016\/0743-7315(85)90039-5_BIB30","doi-asserted-by":"crossref","first-page":"458","DOI":"10.1109\/TC.1977.1674863","article-title":"The indirect binary n-cube microprocessor array","volume":"C-26","author":"Pease","year":"1977","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB31","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1109\/TC.1980.1675677","article-title":"A uniform representation of single- and multistage interconnection networks used in SIMD machines","volume":"C-29","author":"Pradhan","year":"1980","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB32","first-page":"643","article-title":"Design and implementation of the banyan interconnection network in TRAC","author":"Premkumar","year":"1980"},{"key":"10.1016\/0743-7315(85)90039-5_BIB33","series-title":"Proc. Distributed Data Acquisition, Computing, and Control Symp.","first-page":"110","article-title":"Fault diagnosis of networks","author":"Rathi","year":"1980"},{"key":"10.1016\/0743-7315(85)90039-5_BIB34","first-page":"631","article-title":"An overview of the Texas Reconfigurable Array Computer","author":"Sejnowski","year":"1980","journal-title":"Proc. AFIPS 1980 Nat. Computer Conf."},{"key":"10.1016\/0743-7315(85)90039-5_BIB35","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1109\/TC.1977.5009294","article-title":"Analysis techniques for SIMD machine interconnection networks and the effects of processor address masks","volume":"C-26","author":"Siegel","year":"1977","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB36","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MC.1979.1658780","article-title":"Interconnection networks for SIMD machines","volume":"12","author":"Siegel","year":"1979","journal-title":"Computer"},{"year":"1984","series-title":"Interconnection Networks for Large-Scale Parallel Processing: Theory and Case Studies","author":"Siegel","key":"10.1016\/0743-7315(85)90039-5_BIB37"},{"key":"10.1016\/0743-7315(85)90039-5_BIB38","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/C-M.1981.220330","article-title":"Using the augmented data manipulator network in PASM","volume":"14","author":"Siegel","year":"1981","journal-title":"Computer"},{"key":"10.1016\/0743-7315(85)90039-5_BIB39","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1109\/C-M.1981.220298","article-title":"The multistage cube: A versatile interconnection network","volume":"14","author":"Siegel","year":"1981","journal-title":"Computer"},{"key":"10.1016\/0743-7315(85)90039-5_BIB40","series-title":"Proc. AFIPS 1979 Nat. Computer Conf.","first-page":"529","article-title":"A survey of interconnection methods for reconfigurable parallel processing systems","author":"Siegel","year":"1979"},{"key":"10.1016\/0743-7315(85)90039-5_BIB41","doi-asserted-by":"crossref","first-page":"934","DOI":"10.1109\/TC.1981.1675732","article-title":"PASM: A partitionable SIMD\/MIMD system for image processing and pattern recognition","volume":"C-30","author":"Siegel","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB42","series-title":"Proc. 5th Annual Int. Symp. Computer Architecture","first-page":"223","article-title":"Study of multistage SIMD interconnection networks","author":"Siegel","year":"1978"},{"key":"10.1016\/0743-7315(85)90039-5_BIB43","series-title":"Proc. 14th Annual Hawaii Int. Conf. System Science","first-page":"219","article-title":"LSI design considerations for multistage interconnection networks for parallel processing systems","author":"Smith","year":"1981"},{"key":"10.1016\/0743-7315(85)90039-5_BIB44","series-title":"Proc. AFIPS 1977 Nat. Computer Conf.","first-page":"637","article-title":"A modular, multimicroprocessor","author":"Swan","year":"1977"},{"key":"10.1016\/0743-7315(85)90039-5_BIB45","series-title":"Proc. AFIPS 1974 Nat. Computer Conf.","first-page":"909","article-title":"Interconnection networks\u2014A survey and assessment","author":"Thurber","year":"1974"},{"key":"10.1016\/0743-7315(85)90039-5_BIB46","series-title":"Proc. 6th. Annual Int. Symp. Computer Architecture","first-page":"160","article-title":"Packet switching in banyan networks","author":"Tripathi","year":"1979"},{"key":"10.1016\/0743-7315(85)90039-5_BIB47","series-title":"Proc. 3rd Annual Int. Symp. Computer Architecture","first-page":"34","article-title":"The Minerva multi-microprocessor","author":"Widdoes","year":"1976"},{"key":"10.1016\/0743-7315(85)90039-5_BIB48","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TC.1980.1675651","article-title":"On a class of multistage interconnection networks","volume":"C-29","author":"Wu","year":"1980","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(85)90039-5_BIB49","series-title":"Proc AFIPS 1972 Fall Joint Computer Conf.","first-page":"765","article-title":"C.mmp\u2014A multi-miniprocessor","author":"Wulf","year":"1972"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731585900395?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731585900395?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T14:29:25Z","timestamp":1757514565000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0743731585900395"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1985,2]]},"references-count":49,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1985,2]]}},"alternative-id":["0743731585900395"],"URL":"https:\/\/doi.org\/10.1016\/0743-7315(85)90039-5","relation":{},"ISSN":["0743-7315"],"issn-type":[{"type":"print","value":"0743-7315"}],"subject":[],"published":{"date-parts":[[1985,2]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Evaluation of cube and data manipulator networks","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0743-7315(85)90039-5","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1985 Published by Elsevier Inc.","name":"copyright","label":"Copyright"}]}}